Templates/DS18B20_Library
9
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Добавлена терминалка от андрея, +проект вынесен в отдельную папку

Browse Source
This commit is contained in:
Razvalyaev
2025-03-05 17:23:57 +03:00
parent 424ca121f8
commit fad121a9fd
442 changed files with 56 additions and 50 deletions
Download Patch File Download Diff File Expand all files Collapse all files

206
py_project/Core/Src/tim.c Normal file
View File

@@ -0,0 +1,206 @@
/* USER CODE BEGIN Header */
/**
******************************************************************************
* @file tim.c
* @brief This file provides code for the configuration
* of the TIM instances.
******************************************************************************
* @attention
*
* Copyright (c) 2025 STMicroelectronics.
* All rights reserved.
*
* This software is licensed under terms that can be found in the LICENSE file
* in the root directory of this software component.
* If no LICENSE file comes with this software, it is provided AS-IS.
*
******************************************************************************
*/
/* USER CODE END Header */
/* Includes ------------------------------------------------------------------*/
#include "tim.h"
/* USER CODE BEGIN 0 */
/* USER CODE END 0 */
//TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim14;
/* TIM3 init function */
void MX_TIM1_Init(void)
{
// Включение тактирования TIM1
__HAL_RCC_TIM1_CLK_ENABLE();
// Установка предделителя (Prescaler)
TIM1->PSC = 0;
// Установка режима счета вверх
TIM1->CR1 &= ~TIM_CR1_DIR;
// Установка периода (ARR - Auto-reload register)
TIM1->ARR = 0xFFFFFFFF;
// Установка делителя частоты (Clock Division)
TIM1->CR1 &= ~TIM_CR1_CKD;
// Отключение режима предзагрузки
TIM1->CR1 &= ~TIM_CR1_ARPE;
// Выбор внутреннего источника тактирования
TIM1->SMCR &= ~TIM_SMCR_SMS;
// Настройка триггерного выхода (TRGO)
TIM1->CR2 &= ~TIM_CR2_MMS;
// Отключение режима Master/Slave
TIM1->SMCR &= ~TIM_SMCR_MSM;
// Включение таймера
TIM1->CR1 |= TIM_CR1_CEN;
// /* USER CODE BEGIN TIM3_Init 0 */
// /* USER CODE END TIM3_Init 0 */
// TIM_ClockConfigTypeDef sClockSourceConfig = {0};
// TIM_MasterConfigTypeDef sMasterConfig = {0};
// /* USER CODE BEGIN TIM3_Init 1 */
// HAL_RCC_GetPCLK1Freq();
// /* USER CODE END TIM3_Init 1 */
// htim1.Instance = TIM1;
// htim1.Init.Prescaler = 0;
// htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
// htim1.Init.Period = 0xFFFFFFFF;
// htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
// htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
// if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
// {
// Error_Handler();
// }
// sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
// if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
// {
// Error_Handler();
// }
// sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
// sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
// if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
// {
// Error_Handler();
// }
// /* USER CODE BEGIN TIM3_Init 2 */
// /* USER CODE END TIM3_Init 2 */
}
/* TIM2 init function */
void MX_TIM14_Init(void)
{
/* USER CODE BEGIN TIM2_Init 0 */
/* USER CODE END TIM2_Init 0 */
TIM_ClockConfigTypeDef sClockSourceConfig = {0};
TIM_MasterConfigTypeDef sMasterConfig = {0};
/* USER CODE BEGIN TIM2_Init 1 */
/* USER CODE END TIM2_Init 1 */
htim14.Instance = TIM14;
htim14.Init.Prescaler = (HAL_RCC_GetPCLK1Freq()/1000000) - 1;
htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
htim14.Init.Period = 50000;
htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
{
Error_Handler();
}
sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
if (HAL_TIM_ConfigClockSource(&htim14, &sClockSourceConfig) != HAL_OK)
{
Error_Handler();
}
sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
if (HAL_TIMEx_MasterConfigSynchronization(&htim14, &sMasterConfig) != HAL_OK)
{
Error_Handler();
}
/* USER CODE BEGIN TIM2_Init 2 */
/* USER CODE END TIM2_Init 2 */
}
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
if(tim_baseHandle->Instance==TIM1)
{
/* USER CODE BEGIN TIM1_MspInit 0 */
/* USER CODE END TIM1_MspInit 0 */
/* TIM1 clock enable */
__HAL_RCC_TIM1_CLK_ENABLE();
/* USER CODE BEGIN TIM1_MspInit 1 */
/* USER CODE END TIM1_MspInit 1 */
}
else if(tim_baseHandle->Instance==TIM14)
{
/* USER CODE BEGIN TIM14_MspInit 0 */
/* USER CODE END TIM14_MspInit 0 */
/* TIM14 clock enable */
__HAL_RCC_TIM14_CLK_ENABLE();
/* TIM14 interrupt Init */
HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
HAL_NVIC_EnableIRQ(TIM14_IRQn);
/* USER CODE BEGIN TIM14_MspInit 1 */
/* USER CODE END TIM14_MspInit 1 */
}
}
void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
{
if(tim_baseHandle->Instance==TIM1)
{
/* USER CODE BEGIN TIM1_MspDeInit 0 */
/* USER CODE END TIM1_MspDeInit 0 */
/* Peripheral clock disable */
__HAL_RCC_TIM1_CLK_DISABLE();
/* TIM1 interrupt Deinit */
HAL_NVIC_DisableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
/* USER CODE BEGIN TIM1_MspDeInit 1 */
/* USER CODE END TIM1_MspDeInit 1 */
}
else if(tim_baseHandle->Instance==TIM14)
{
/* USER CODE BEGIN TIM14_MspDeInit 0 */
/* USER CODE END TIM14_MspDeInit 0 */
/* TIM14 clock disable */
__HAL_RCC_TIM14_CLK_DISABLE();
/* TIM14 interrupt Deinit */
HAL_NVIC_DisableIRQ(TIM14_IRQn);
/* USER CODE BEGIN TIM14_MspDeInit 1 */
/* USER CODE END TIM14_MspDeInit 1 */
}
}
/* USER CODE BEGIN 1 */
/* USER CODE END 1 */