Первый

Bin/UKSSTMS320F28335.hex

@@ -0,0 +1,1003 @@
+:20000000AA0800000000000000000000000000000000000031B933020000C3BA00FFC0DDF6
+:2000200000000000C1C081C1400101C3C003800241C201C6C006800741C70005C1C581C4C4
+:20004000400401CCC00C800D41CD000FC1CF81CE400E000AC1CA81CB400B01C9C0098008A5
+:2000600041C801D8C018801941D9001BC1DB81DA401A001EC1DE81DF401F01DDC01D801CD4
+:2000800041DC0014C1D481D5401501D7C017801641D601D2C012801341D30011C1D181D053
+:2000A000401001F0C030803141F10033C1F381F240320036C1F681F7403701F5C0358034E5
+:2000C00041F4003CC1FC81FD403D01FFC03F803E41FE01FAC03A803B41FB0039C1F981F8A3
+:2000E00040380028C1E881E9402901EBC02B802A41EA01EEC02E802F41EF002DC1ED81EC34
+:20010000402C01E4C024802541E50027C1E781E640260022C1E281E3402301E1C021802054
+:2001200041E001A0C060806141A10063C1A381A240620066C1A681A7406701A5C065806443
+:2001400041A4006CC1AC81AD406D01AFC06F806E41AE01AAC06A806B41AB0069C1A981A8A2
+:2001600040680078C1B881B9407901BBC07B807A41BA01BEC07E807F41BF007DC1BD81BCD3
+:20018000407C01B4C074807541B50077C1B781B640760072C1B281B3407301B1C071807054
+:2001A00041B00050C190819140510193C053805241920196C056805741970055C1958194A2
+:2001C0004054019CC05C805D419D005FC19F819E405E005AC19A819B405B0199C0598058A4
+:2001E00041980188C04880494189004BC18B818A404A004EC18E818F404F018DC04D804C33
+:20020000418C0044C184818540450187C047804641860182C042804341830041C181818051
+:200220004040FFFF80D700001400FFFF81D700000000FFFF92D700000000FFFF93D70000B0
+:200240000000FFFF94D700000000FFFFA2D700000000FFFFF0D700000000F0FF40D80000F2
+:2002600000000000F38ED33D6154D23D6C09F93B6C09F93B6C09F93B6C09F93B0000803FC6
+:20028000EEFF50D80000E6127D391358FA3F6AEF74BF00000000000000000000000000006B
+:2002A00000000000000000000000FFFFFAD700000000FFFFFBD700000000FFFFFDD70000CD
+:2002C0000000FFFFFED700000000FEFFE2DE000000000000FEFFE4DE000000000000FFFFD1
+:2002E000E6DE00000000FFFFE7DE00000000FFFFE8DE00005704FFFFE9DE00000600FFFF8F
+:20030000EBDE00000000FFFFECDE00000000F4FF82DD0000000000000000000003A6000051
+:200320009FA600004FA6000054A60000FFFF9ADD00000000FFFF9BDD00000000FFFF9CDD27
+:2003400000000000FFFF9DDD00000000FEFF34DC000000000000FEFF36DC00000000000009
+:20036000FEFF38DC000000000000FEFF3ADC000000000000FFFF3CDC00000000FFFF3DDC2C
+:2003800000000000F0FFC0DE00003F0006005B004F0066006D007D0007007F006F0040005C
+:2003A00000000000000079000000FBFFD0DE000008000C00100000000400FFFFD8DE000040
+:2003C0000000FFFFD9DE00000000FFFFDADE00000000FFFFDBDE00000000FEFFDCDE000044
+:2003E00000000000FEFFDEDE000000000000FFFFEEDE00000100FFFFEFDE00000000FFFFB0
+:20040000F8DE00000000FEFFBCDD0000B7BA0000FEFFBEDD0000B7BA0000FEFF00DF00001A
+:2004200000000000FEFF02DF000000000000FFFF7AD700000000FFFF7BD700000000FFFF41
+:2004400000D700000000FFFF44D300000100FFFF7CD700000A00FFFF7DD700000100FFFF03
+:20046000FDDE00000100FFFFFEDE00000100FFFF3EDC00000000FFFF3FDC00000000000094
+:0204800000007A
+:20048200C33A0000008010E70A0000776FE813F020E7400001E8EAFA0DE8BA9E00E71000B3
+:2004A200007700E7000000E7D900007710E74000407618BA02E8010250E80000407657B6FE
+:2004C20006001F7672033A92013B1F767203389EA985A9BD120F007700770077007789E622
+:2004E200010002E84016407657B61F765F0303E236001F767203013B3B921F767203399EF0
+:20050200A985A9BD120F007700770077007789E6010002E84016407657B61F765F0303E2F9
+:2005220038001F76720302E8E1300AE80100C8E23C00407657B61F76610303E202001F766B
+:20054200720302E8E1300AE80100C8E23D00407657B61F76610303E20400060000520AED5B
+:20056200C40606EC01024156C400A5920D6F009A0B6F013BA885C40F0362019A056F0102E5
+:200582000156C400A59206001B76F0FF0500BDA8BDA0BDC2BDC3BDAB00E2BD0003E2BD0012
+:2005A20003E2BD0103E2BD0203E2BD0330E6000602FE69FF42291656227601021F76760349
+:2005C200015628002376391110291A761F765E03000A1F765E030092145208681F765E039A
+:2005E200002B1F765E03BF5601011F767303028A7FD094CD01001F765E031A92019001F055
+:20060200A8CA10ED1F767B031792075206EC1F76BF010B1A0008146F1F76BF010B1A0020C3
+:200622000F6F1F767B031792075206EC1F76BF010F1A0008056F1F76BF010F1A00201F7606
+:200642007303028A944F04EE69FF407689B11F767B0317920752C156B9011F765F033B0A47
+:200662001F765F033B920A52C056B6001F765F033B2B1F767B031792065205ED1F76610330
+:200682002D9222ED1F767B031792015205ED1F7661032C9219ED1F767B03179207520FECBC
+:2006A20005520DEC025206EC1F76BF010B1A0004226F1F76BF010B1A00401D6F1F76BF01F8
+:2006C200021A0002186F1F767B03179207520FEC05520DEC025206EC1F76BF010D1A00044D
+:2006E2000A6F1F76BF010D1A0040056F1F76BF01041A00021F7661032B9219ED1F767B030B
+:20070200179203520FEC01520DEC075206EC1F76BF010D1A0010226F1F76BF01021A800039
+:200722001D6F1F76BF010B1A0010186F1F767B03179203520FEC01520DEC075206EC1F76E2
+:20074200BF010B1A00100A6F1F76BF01041A8000056F1F76BF010D1A00101F7661032C927F
+:200762001EED1F767B031792075214EC03520DEC015206EC1F76BF010D1A00802C6F1F7698
+:20078200BF010B1A0080276F1F76BF010B1A0040226F1F76BF01021A80001D6F1F767B0381
+:2007A2001792075214EC03520DEC015206EC1F76BF010B1A00800F6F1F76BF010D1A00802E
+:2007C2000A6F1F76BF010D1A0040056F1F76BF01041A02001F76720322921F765F033B54B5
+:2007E20045ED1F767B03179203520FEC01520DEC075206EC1F76BF010D1A00100A6F1F7688
+:20080200BF01021A8000056F1F76BF010B1A0010075214EC03520DEC015206EC1F76BF013B
+:200822000D1A00800F6F1F76BF010B1A00800A6F1F76BF010B1A0040056F1F76BF01021A7F
+:20084200800007520FEC05520DEC025206EC1F76BF010B1A00040A6F1F76BF010B1A00407B
+:20086200056F1F76BF01021A00021F765F033A92019CA988A6BD120F0077007700771F7680
+:200882005F038BE600003A9612E8D01F14ADE4FF25011F765F033A2B1F765F033C0A1F76D2
+:2008A2005F033C9201901F765F033F96009B1F765F033C9207901F766103B056A8012A9749
+:2008C2001F767303028A7FD01F767B032092949301910190A8CA6BED1F767B031692095241
+:2008E20042EC1F766103BF562B011F767303028A1F767B0320CD020094CC4000C5FFD0FFC2
+:20090200A8CA07EC1F7661032A921F7661032B961F765E031A4221EE1F765E031A4315EE4A
+:200922001F765E031A4406EE1F7661032C2BEFFFD500009B1F7661032A921F766103B1560A
+:20094200A8012C97EFFFCA001F765F033F921F7661032C96EFFFC2001F766103BF562C0103
+:20096200EFFFBC001F766103BF562D011F765E031A4105EF1F765F033F92026F009A1F76E2
+:2009820061032C961F765E031A4006EE1F7661032B2BEFFFA3001F765F033F921F7661034A
+:2009A2002D961F7661032B96EFFF98001F765F033F921F7661032C961F7661032B961F7660
+:2009C20061032D96EFFF8A001F765E03260606EC01021F765E03415626001F765F033D0A6E
+:2009E2001F765F033D921F765E03175476681F765F033D2B1F765E0324063AED1F7673033F
+:200A0200028A7FD094472FEF1F765F033E0A1F765F033E921F765E03185407691F765E0332
+:200A220018921F765F033E961F765E031893A892CEFF1F765F03A894A0FF3E5404671F7633
+:200A42005F033E0A1F765F03C4E23E001F765E03C8E218014FE800D84FE80980007710E719
+:200A620008000F6F1F765F033E2B90E50A6F20FF10271F765E03240F046969FF407629B8B5
+:200A82001F7661032E92019C1F766103A9CCFF0F2E961AEC1F767303028A7FD094CC000171
+:200AA200C7FF12ED8CE6000000770077A9BF120FA988013B1F765E0369FF1885421EA68593
+:200AC20040762EB80A6F69FF407629B81F767303028A7FDCC418FFFE82FEAFE2BE03AFE2D2
+:200AE200BE02AFE2BE01AFE2BE0080E2BE00BE87BEC5BEC4BE83BE8A0300F1FF17760276AA
+:200B0200BDB2008FA8611F765E0324A800021F767B03201E40761E801F765E03BF5617033E
+:200B22001F765E03182828231F765E03008F4C1D1CA81F765E0319021E1E1F765E03008FAE
+:200B4200A86120A800D1A19210521463013B008FC8D7A9850156A400C42BA192008FD8D7F2
+:200B6200A9850156A400C479A192019C1052A959EE641F767B031792075269ED1F765F0325
+:200B8200BF5608011F765F03BF5618011F765F03BF5609011F765F03192B1F765F030A2B93
+:200BA2001F765F03BF561A031F765F030B2B1F765F03BF561B021F767B031692055221ED94
+:200BC20001E828F61F7661030DE8580E03E222001F76610301E828F60DE8580E03E224004D
+:200BE2001F76610302E8D00409E888EB03E226001F76610302E8D00409E888EB03E22800A5
+:200C0200065221ED01E828F61F7661030DE8580E03E222001F76610301E828F60DE8580EAF
+:200C220003E224001F76610302E8D00409E888EB03E226001F76610302E8D00409E888EB68
+:200C420003E228001F765F03BF5631641F767B031692035203EC045222ED1F765F03BF5674
+:200C6200312800D1A19204521A63013B008FC8D7A9850156A400BF56C4010356A101008F4B
+:200C820062D80156A40001E868F60EE8909703E2C400A192019C0452A959E8641F767B0389
+:200CA2001692095254ED1F765F03BF5608011F765F03BF5618011F765F03BF5609021F7608
+:200CC2005F03192B1F765F03BF560A031F765F03BF561A031F765F03BF560B031F765F0319
+:200CE200BF561B021F765F03BF560C031F765F03BF561C051F765F03BF560D031F765F0365
+:200D0200BF561D041F765F03BF560E051F765F03BF560F041F765F03BF5610051F765F0345
+:200D2200BF5611061F765F03BF5612051F765F03BF5613051F765F03BF5614051F765F0322
+:200D4200BF5615071F765F03BF56160700D1A19204520F63013B008FA8D70356A1010156CF
+:200D6200A4000002C41EA192019C0452A959F36400D1A19206521063013B008FB4D70356EC
+:200D8200A1010156A40090E503E2C400A192019C0652A959F26400D1A1921C520F63013BF6
+:200DA200008F00DC0356A1010156A4000002C41EA192019C1C52A959F36400D1A1922052DF
+:200DC2000F63013B008F00D80356A1010156A4000002C41EA192019C2052A959F36400D1B6
+:200DE200A19218521C63A12D008F80D81235408F50D80156A40012024076F7B9A12D008F10
+:200E020040DA408F50D812350156A40012024076F7B9A192019C1852A959E6641F767B036A
+:200E22001692A993FF9D01533369A993FD9D0153206907520FEC095239ED1F765E03BF56AD
+:200E4200130F1F765E0313921F765E03FE9C14962D6F1F765E03BF5612081F765E03BF56CD
+:200E620013081F765E0313921F765E0314961E6F1F765E03BF5612081F765E03BF5613103A
+:200E82001F765E0313921F765E0314960F6F1F765E03BF56120A1F765E03BF5613141F76A9
+:200EA2005E0313921F765E031496BE8B060000BEA69218520F631F767303028A013BA98568
+:200EC2000156A400C41800C0A692019C1852A988F36400BEA69206521063013B008FB4D79B
+:200EE2000356A6010156A40090E503E2C400A692019C0652A988F26400BEA692045217635D
+:200F0200013B008F40DCA98570090156A400408FC0D70356A601C8E2C4000156A50003E291
+:200F2200C500A692019C0452A988EB641F767B031692035203EC045230ED013B1F765E039B
+:200F420013851F767303028A0156A400C41A00401F765E0313921F767303028A019CA9854A
+:200F62000156A400C41A00401F765E0313921F767303028A029CA9850156A400C41A00403F
+:200F82001F765E0313921F767303028A039CA9850156A400C41A00401F767B031692055225
+:200FA20003EC06520BED1F767303028AC41A00401F767303028ACC1A00401F767B031892C1
+:200FC20003EC40761E8006001F765E03132F1F767B031B9204ECAA92049CA92FAB2BAB9217
+:200FE2000252186300BEA69208520F63013B008F82D70356AB03A6810156A400C42BA692EA
+:20100200019C0852A988F364AB92019C0252A927EA641F767B031792FC9C01527169AA9246
+:20102200AB2BAB543165AB93A892013BA2FF008D82D7CBFFA894A3FFA9850156A000109B90
+:20104200AB92C000E6B9A92D019B67FFC099189AAB94013BA993A2FFCBFF008D82D7A894CB
+:20106200A3FFA9850156A000189A109BAB94C000E6B9019BA92D67FFC099AB92019CA927D1
+:20108200AA92AB54D162AB2BAB9203521663013B008F82D7A9850156A400039AAB94C4888A
+:2010A200A9850809008F82D70156A400C47EAB92019C0352A927EC641F767B03179202526B
+:2010C20004EDA9280003036FA928000F1F765E0311981F767B031B9205EC1F765E03111A86
+:2010E2000F001F767B031792075212ED1F765E03111A30001F765E03091A00E0096F1F7674
+:201102005E030A1A0F001F765E03101AFC011F765E03031A01001F765E03101A07001F764C
+:201122005E03111A00E01F765E031028FFF31F765E0311283FC00600C493A988A8801F76A8
+:201142007303088A013BA6850156A400C4CD00C0A8271F767303088AA6850156A400AB9302
+:20116200A7CBC497A79301D5D7FF01910CEC1F767303088AA6850156A400C4CD0040DDFFC0
+:20118200B156A5001F767303088AA6850156A400A5CD010098FFC4CCFFFDA9CBC4971F76E4
+:2011A2005E0319801F767303088AA6850156A4001F765E03A7CC0100C4CD0002D8FF01F1AA
+:2011C200A9CB0191A7CCFEFFA9CB19970600A858A92FA492AB2B1F767B031A93B056A70A12
+:2011E20003EDC0768813A05401D50762A828FF0FA99FA055B356A5001F767303013B008F5A
+:2012020000DC088E0356AA010156A400AA850156A000A593C0CC0100A95DA892A793407640
+:201222006B80005204ECAB920150A927A60602ECC63F0600BDB2BDAABDA203E2BD0403E2BC
+:20124200BD0503E2BD0608FE44961F767B03179207520CED44920AED1F765E0319921F7631
+:201262005E031A961F765E03192B452B1F765E0313924494A95B013B008FD8D744850156A0
+:20128200A400C492469644925EFF019047964492A0FF049CA9591F767303088AA3850156A2
+:2012A200A400C44FCD5693024485008F46D70156A400C4E2C404408FC0D744920356A901A0
+:2012C200008FC0D70156A50044920356A9010156A40002E819360AE80180A586AFE2C400EA
+:2012E20020E72000407657B6AFE2C20110E74000007703E2C200008F40DA013B408FC0D70E
+:20130200442D12350156A40044920356A9010156A500AFE2C500407677B9013B008F40DC20
+:201322008CE60000448570090156A400A9BF120FC496008F40DC448570090156A40044925B
+:201342000356A901C8E2C400008F62D80156A40020E72000AFE2C40100E70D00649A008F58
+:2013620040DC8CE620004494A9850156A400A9BF120FC496408FB4D74492008FB4D7035636
+:20138200A9010156A50044920356A9010156A400A586AFE2C401CFE6280095E6000020E7F1
+:2013A200400002E8D123407657B6AFE2C20110E74000007703E2C2004792C056FC00CFE601
+:2013C20028001F766103AFE230014076008001E8A9FD08E89927407657B6CFE60600A12D67
+:2013E200008F40DA12350156A400407677B91F765F03C8E23101007794E6080014AD026328
+:2014020090E5013B008FC8D744850156A400C49213EC1F767B03179201520EEC179A008F89
+:2014220040DCA3948CE60000A9850156A400A9BF120FC496226F1F766103AFE2320120E784
+:20144200400002E8D123407657B61F766103AFE2320110E740001F76610303E23200179AF4
+:20146200013B008F40DCA3948CE60000A9850156A400A9BF120FC496179AA394A985008F29
+:2014820040DCA71E189AA394A988A7060156A40001E8A8FD08E89827C8E2C401408F40DC10
+:2014A20000E74000A6928CE60000A9850156A500A9BF120FC5961F767B031792015208ED47
+:2014C2001F766103AFE2300020E72C00096F1F766103AFE62D00AFE2300020E72C0003569D
+:2014E200A101408FB4D7008FB4D70156A5000356A1010156A40002E8D123A586AFE2C40084
+:2015020095E6240020E72000407657B6AFE2C20110E74000007703E2C2001F767303013B50
+:20152200008FB4D7449202830356A9010156A4004492A0FFA92DAFE2C4000335689C8CE6E8
+:201542000000A9850156A500A9BF120FC5961F767303008FB4D746920356A901028301569F
+:20156200A4004492A0FFA92DAFE2C4000335699C8CE60000A9850156A500A9BF120FC59668
+:201582001F7673030356A101008FB4D70156A4004492A0FFA92DAFE2C4000335028A6A9CC4
+:2015A2008CE60000A9850156A400A9BF120FC496056F1F76610303E230051F767303088A87
+:2015C200013BA3850156A400C4CC0040CDFF489644920356A901008FB4D70156A400AFE2B1
+:2015E200C4044692008FB4D70356A9010156A400AFE2C40094E6040014AD0A634692008FC9
+:20160200B4D70356A9010156A400AFE2C4040356A101008FB4D70156A400AFE2C40094E607
+:20162200040014AD09630356A101008FB4D70156A400AFE2C4044492008FB4D70356A9011B
+:201642000156A40000D2AFE2C40020E72000CFE62100407657B601E861F20EE8696694E62B
+:20166200080014AD0B651F765F03C8E23100007794E6040014ADB256A201013B4492008F5B
+:20168200A8D71F765E0300D50356A9010156A400A2921C9340766B80005208EC459204500B
+:2016A2004596489203ED451A0001013B008FB4D70356A1010156A40000D2AFE2C40020E7A9
+:2016C2002000CFE62100407657B601E861F20EE8696694E6080014AD0B651F765F03C8E2FA
+:2016E2003100007794E6040014ADB256A201013B008FA8D70356A1011F765E0300D50156EF
+:20170200A400A2921C9340766B80005208EC459204504596489203ED451A00011F767B0316
+:20172200179207524BED479249ED1F7673030A8A013BA3850156A400C8E2C400007794E601
+:20174200060014AD0865459220504596489203ED451A00014485008FC8D70156A400C492BF
+:20176200015215ED1F7673030C8AA3850156A400C8E2C400007794E6060014AD08634592E6
+:2017820008504596489203ED451A00014485008FC8D70156A400C49211ED1F7673030C8A03
+:2017A200A3850156A400C8E2C400007794E6060014AD04654592105045964592AD5C4396AA
+:2017C20083DCA39240765986196F1F767303088AA3850156A400C42B1F767303088AA385E2
+:2017E2000156A400C41A00801F767303028A189AA394A9850156A400C42B88FEAFE2BE061B
+:20180200AFE2BE05AFE2BE04BE82BE86BE8B0600BDB204FEA95900520AED1F765E031992EF
+:201822001F765E031A961F765E03192B1F767303088A013BA192A9850156A400C4CC008081
+:20184200CEFF07ECA1921F765E031354E4FFF101A192008F56D7A9850156A400C4E2C400DF
+:201862001F765E03A192149E1F767B0318934FEC1F767303028A7FD01F767B0394CD100028
+:20188200D3FFA88820CD0400D1FFA6CB12EC1F767B03179306530AED02E849280CE80100B7
+:2018A20094E6080014AD026502500052E3FFB301A9CD010011EC1F767203C8E239011F764B
+:2018C2005F0320E74000AFE2380100E70800007790E80076106F1F767203C8E238011F763E
+:2018E2005F0320E74000AFE2360100E70800007790E8007606E8411C0CE8010094E608005F
+:2019020014AD056306E8401C0CE800001F767B0319936EEC0052E3FF11011F767B03179243
+:2019220002521EECA19201900EEC1F767203C8E239011F765F0320E74000AFE2380100E7AC
+:201942000800366F1F767203C8E238011F765F0320E74000AFE2360100E70800296F209AA4
+:20196200008F40DCA1948CE60100A9850156A400A9BF160FC496A19206520E631F767203FC
+:20198200C8E238011F765F0320E74000AFE2320100E708000D6F1F767203C8E238011F7673
+:2019A2005F0320E74000AFE2340100E7080006E8411C0CE8010094E6080014AD056306E8EE
+:2019C200401C0CE8000012E8D02314AD036502E8D023A12D008F40DA123550E800B20156C3
+:2019E200A400407677B902E84116407657B61F767303028A7FD01F767B0320CD020094CC0F
+:201A02004000C5FFD0FFA8CA03EC02E800111F767303189A50E80148013B028AA1948CE6E8
+:201A22000900A9850156A400A9BF160FC4968CE6000000771F766103A9BF120F2F9600BE9D
+:201A42001F767303028A1F767B0320CD020094CC4000C5FFD0FFA8CA0FEDA192008F56D75B
+:201A6200A9850156A400AD8883DEC493C8D4A1924076A4864388A69252ED1F767303088AC0
+:201A8200013BA192A9850156A400C4CC0040CDFFA9801F7673030A8AA192A9850156A400EC
+:201AA2001F766103C492FB9C2F540C631F767303088AA192A9850156A400C4CC2000C4FFE0
+:201AC20023ED1F7673030A8AA192A9850156A4001F766103C4922F5417641F7673030C8A0B
+:201AE200A192A9850156A4001F766103C4922F541663A6921050A988A79211ED1F765E0347
+:201B0200191A08000C6FA6922050A988A79207EDA61A00011F765E03191A0400A69205ECF0
+:201B22001F765E03191A1000AD5C437EA19283DC40765986EFFF9600A985008F40DC8CE6AA
+:201B4200000078090156A400A9BF120FC4961F76720339921F767203389EA985A9BD120FBA
+:201B6200007700770077007789E6010002E80818407657B61F765F0303E232001F76720332
+:201B8200013B39921F767203389EA985A9BD120F007700770077007789E6010002E8101C45
+:201BA2000FE83033407657B61F765F0303E234001F767203013B3A921F767203389EA985D6
+:201BC200A9BD120F007700770077007789E6010002E80818407657B61F765F0303E2360051
+:201BE2001F767203013B3B921F767203399EA985A9BD120F007700770077007789E60100EE
+:201C020002E80818407657B61F765F0303E23800286FA985008F40DC8CE600007809015627
+:201C2200A400A9BF120FC49640761E801A6F1F767303088AA9850156A400C42B1F7673037E
+:201C4200088AA192A9850156A400C41A00801F767303028A189AA194A9850156A400C42BA0
+:201C620084FEBE8B060002FEA9271F767303088A013BA9850156A400C44FCD56F60000BED5
+:201C82001F767303088AAB92A9850156A400C4CC0040CDFFA9580356AB01A980AB920752DE
+:201CA2001BEC1F767B03A72D2006008F00D800D522560190A92F0356A7010156A400AA92B9
+:201CC200A828E80340766B80A6930190A8CDFFFB89FFA8CAA988A792019CA9801F767B0330
+:201CE200A72D013B008F00D8200600D522560190A92F0356A7010156A400AA92A828E8039C
+:201D020040766B80A6930190A8CDFFF78AFFA8CAA988A792019CA980AB92065238ED1F7671
+:201D22007B03A72D2006013B008F00D822560190A92F0356A7010156A400AA92A828E803B2
+:201D420040766B80A6930190A8CDFFEF8BFFA8CAA988A792019CA9801F767B03A72D013B64
+:201D62002006008F00D822560190A92F0356A7010156A400AA92A828E80340766B800190CE
+:201D8200A6938CFFA8CDFFDFA8CAA988A693A692D9FFCAFF01910190A8CAA693DBFF01913B
+:201DA200A9CBA692CCFF0190A8CA0190A69385FFA8CDBFFFA8CAA988013B008F46D7AB925E
+:201DC200A9850156A400C4E2C401AB92008FC8D7A9850156A400408F40D80356C40101567D
+:201DE200A500AFE2C50000E7080000778CE6000000770077A7BF120F1F767303028A189A50
+:201E0200AB94A9850156A400C47F1F7673030C8AAB92A9850156A400A792C4541663A6920C
+:201E22000850A988008FD8D7AB92A9850156A4001F7673030883C4850156A500C54305EF9C
+:201E4200A09203EDA61A0001A69207ECA09205ED1F765E03191A0200AD5C417EAB9281DCC1
+:201E6200407659861B6F1F767303088AAB92A9850156A400C42B1F767303088AAB92A98547
+:201E82000156A400C41A00801F767303028A189AAB94A9850156A400C42B82FE0600BDB252
+:201EA20000D1A1920F521E63013B008FC8D7A9850156A400C49211ECA192008FC8D7A985C5
+:201EC2000156A400C492075205ECA1924076F08B046FA1924076C589A192019C0F52A95924
+:201EE200E4641F765E0319921F765E031A961F765E03192BBE8B06001B76F0FF00E2BD00A9
+:201F020030E60006422916562376391110292576006F1B76F0FF00E2BD0030E60006422900
+:201F220016562376390110292576006F1B76F0FF00E2BD0030E60006422916562376390138
+:201F420010292576006F1B76F0FF00E2BD0030E60006422916562376390110292576006F14
+:201F62001B76F0FF00E2BD0030E600064229165610292576006F1B76F0FF00E2BD0030E6D5
+:201F820000064229165610292576006F1B76F0FF00E2BD0030E60006422916561029257639
+:201FA200006F1B76F0FF00E2BD0030E600064229165610292576006F1B76F0FF00E2BD003C
+:201FC20030E600064229165610292576006F1B76F0FF00E2BD0030E600064229165610297E
+:201FE2002576006F1B76F0FF00E2BD0030E600064229165610292576006F1B76F0FF00E21E
+:20200200BD0030E600064229165610292576006F1B76F0FF00E2BD0030E6000642291656B9
+:2020220010292576006F1B76F0FF00E2BD0030E600064229165610292576006F1B76F0FF86
+:2020420000E2BD0030E600064229165610292576006F1B76F0FF00E2BD0030E60006422903
+:20206200165610292576006F1B76F0FF00E2BD0030E600064229165610292576006F1B76C9
+:20208200F0FF00E2BD0030E600064229165610292576006F1B76F0FF00E2BD0030E600063F
+:2020A2004229165610292576006F1B76F0FF00E2BD0030E6000602FE422916561F7633002A
+:2020C2002292419623760100267601011F7633002218FA001F7633002128FFFF1029103BAC
+:2020E2001F763300419222962576006F1B76F0FF00E2BD0030E6000602FE422916561F76DA
+:2021020033002292419623760100267601011F7633002218F8001F7633002128FFFF102985
+:20212200103B1F763300419222962576006F1B76F0FF00E2BD0030E6000602FE42291656E3
+:202142001F76330022924196237601011F76330022921F763300222B1F7633002128FFFFEF
+:202162001029103B1F763300419222962576006F1B76F0FF00E2BD0030E6000602FE4229D6
+:2021820016561F76330022924196237601011F763300221868001F7633002128FFFF102931
+:2021A200103B1F763300419222962576006F1B76F0FF00E2BD0030E6000602FE4229165663
+:2021C2001F7633002292419623760100267601011F763300221848001F7633002128FFFF19
+:2021E2001029103B1F763300419222962576006F1B76F0FF00E2BD0030E6000602FE422956
+:2022020016561F7633002292419623760100267601011F76330022921F763300222B1F769F
+:2022220033002128FFFF1029103B1F763300419222962576006F1B76F0FF00E2BD0030E60C
+:20224200000602FE422916561F7633002292419623760100267601011F763300221878009A
+:202262001F7633002128FFFF1029103B1F763300419222962576006F1B76F0FF00E2BD004D
+:2022820030E6000602FE422916561F7633002492419623760200267600001F7633002418B9
+:2022A2000E001F7633002128FFFF1029103B1F763300419224962576006F1B76F0FF00E2BA
+:2022C200BD0030E6000602FE422916561F7633002492419623760200267600001F763300F8
+:2022E20024180C001F7633002128FFFF1029103B1F763300419224962576006F1B76F0FF22
+:2023020000E2BD0030E6000602FE422916561F7633002492419623760200267600001F7608
+:202322003300241808001F7633002128FFFF1029103B1F763300419224962576006F1B76A1
+:20234200F0FF00E2BD0030E6000602FE422916561F7633002492419623760200267600006E
+:202362001F76330024921F763300242B1F7633002128FFFF1029103B1F76330041922496DE
+:202382002576006F1B76F0FF00E2BD0030E6000602FE422916561F76330024924196237631
+:2023A2000200267600001F76330024180F001F7633002128FFFF1029103B1F76330041923C
+:2023C20024962576006F1B76F0FF00E2BD0030E6000602FE422916561F76330024924196D0
+:2023E20023760200267600001F76330024181F001F7633002128FFFF1029103B1F76330026
+:20240200419224962576006F1B76F0FF00E2BD0030E6000602FE422916561F763300269291
+:2024220041962376040026763D011F76330026183E001F7633002128FFFF1029103B1F76E0
+:202442003300419226962576006F1B76F0FF00E2BD0030E6000602FE422916561F763300D4
+:20246200269241962376040026763D011F76330026921F763300262B1F7633002128FFFFAC
+:202482001029103B1F763300419226962576006F1B76F0FF00E2BD0030E6000602FE4229AF
+:2024A20016561F763300269241962376040026763D011F76330026921F763300262B1F76B2
+:2024C20033002128FFFF1029103B1F763300419226962576006F1B76F0FF00E2BD0030E666
+:2024E200000602FE422916561F763300269241962376040026763D011F7633002618260003
+:202502001F7633002128FFFF1029103B1F763300419226962576006F1B76F0FF00E2BD00A6
+:2025220030E6000602FE422916561F763300269241962376040026763D011F7633002618D2
+:2025420026001F7633002128FFFF1029103B1F763300419226962576006F1B76F0FF00E2FD
+:20256200BD0030E6000602FE422916561F763300269241962376040026763D011F76330013
+:2025820026921F763300262B1F7633002128FFFF1029103B1F763300419226962576006F74
+:2025A2001B76F0FF00E2BD0030E6000602FE422916561F7633002892419623760800267671
+:2025C20008011F763300281802001F7633002128FFFF1029103B1F7633004192289625765F
+:2025E200006F1B76F0FF00E2BD0030E6000602FE422916561F7633002A924196237608005C
+:20260200267608011F76330028921F763300282B1F7633002128FFFF1029103B1F7633001B
+:20262200419228962576006F1B76F0FF00E2BD0030E6000602FE422916561F763300289269
+:20264200419623760800267608011F763300281803001F7633002128FFFF1029103B1F7628
+:202662003300419228962576006F1B76F0FF00E2BD0030E6000602FE422916561F763300B0
+:202682002892419623760800267608011F763300281803001F7633002128FFFF1029103BC3
+:2026A2001F763300419228962576006F1B76F0FF00E2BD0030E6000602FE422916561F760E
+:2026C20033002892419623760800267608011F76330028180F001F7633002128FFFF10298F
+:2026E200103B1F763300419228962576006F1B76F0FF00E2BD0030E6000602FE4229165618
+:202702001F7633002892419623760800267608011F76330028180F001F7633002128FFFFF2
+:202722001029103B1F763300419228962576006F1B76F0FF00E2BD0030E6000602FE42290A
+:2027420016561F7633002A92419623761000267610011F7633002A1802001F76330021283D
+:20276200FFFF1029103B1F76330041922A962576006F1B76F0FF00E2BD0030E6000602FE35
+:20278200422916561F7633002A92419623761000267610011F7633002A921F7633002A2B0E
+:2027A2001F7633002128FFFF1029103B1F76330041922A962576006F1B76F0FF00E2BD0000
+:2027C20030E6000602FE422916561F7633002C92419623762000267639011F7633002C180C
+:2027E20032001F7633002128FFFF1029103B1F76330041922C962576006F1B76F0FF00E249
+:20280200BD0030E6000602FE422916561F7633002C92419623762000267639011F76330052
+:202822002C921F7633002C2B1F7633002128FFFF1029103B1F76330041922C962576006FBF
+:202842001B76F0FF00E2BD0030E6000602FE422916561F7633002C924196237620002676B2
+:2028620039011F7633002C1833001F7633002128FFFF1029103B1F76330041922C96257652
+:20288200006F1B76F0FF00E2BD0030E6000602FE422916561F7633002C924196237620009F
+:2028A200267639011F7633002C1837001F7633002128FFFF1029103B1F76330041922C960D
+:2028C2002576006F1B76F0FF00E2BD0030E6000602FE422916561F7633002C9241962376E4
+:2028E2002000267639011F7633002C1822001F7633002128FFFF1029103B1F763300419284
+:202902002C962576006F1B76F0FF00E2BD0030E6000602FE422916561F7633002C9241967A
+:2029220023762000267639011F7633002C921F7633002C2B1F7633002128FFFF1029103BCE
+:202942001F76330041922C962576006F1B76F0FF00E2BD0030E6000602FE422916561F7667
+:2029620033002E92419623764000267600001F7633002E183E001F7633002128FFFF102982
+:20298200103B1F76330041922E962576006F1B76F0FF00E2BD0030E6000602FE422916566F
+:2029A2001F7633002E92419623764000267600001F7633002E1838001F7633002128FFFFEC
+:2029C2001029103B1F76330041922E962576006F1B76F0FF00E2BD0030E6000602FE422962
+:2029E20016561F7633002E92419623764000267600001F7633002E1838001F76330021283E
+:202A0200FFFF1029103B1F76330041922E962576006F1B76F0FF00E2BD0030E6000602FE8E
+:202A2200422916561F7633002E92419623764000267600001F7633002E1820001F763300F3
+:202A42002128FFFF1029103B1F76330041922E962576006F1B76F0FF00E2BD0030E6000605
+:202A620002FE422916561F7633002E92419623764000267600001F7633002E1828001F76DE
+:202A820033002128FFFF1029103B1F76330041922E962576006F1B76F0FF00E2BD0030E698
+:202AA200000602FE422916561F7633002E92419623764000267600001F7633002E921F7646
+:202AC20033002E2B1F7633002128FFFF1029103B1F76330041922E962576006F1B76F0FFEC
+:202AE20000E2BD0030E6000602FE422916561F7633003092419623768000267600001F7697
+:202B020033002C921F7633002C2B1F7633002128FFFF1029103B1F76330041923096257614
+:202B2200006F1B76F0FF00E2BD0030E6000602FE422916561F763300309241962376800098
+:202B4200267600001F763300301801001F7633002128FFFF1029103B1F76330041923096D2
+:202B62002576006F1B76F0FF00E2BD0030E6000602FE422916561F7633003092419623763D
+:202B82008000267600001F7633002C1823001F7633002128FFFF1029103B1F7633004192BA
+:202BA20030962576006F1B76F0FF00E2BD0030E6000602FE422916561F76330030924196D0
+:202BC20023768000267600001F763300301803001F7633002128FFFF1029103B1F763300D0
+:202BE200419230962576006F1B76F0FF00E2BD0030E6000602FE422916561F763300329292
+:202C0200419623760001267600011F76330032921F763300322B1F7633002128FFFF1029AB
+:202C2200103B1F763300419232962576006F1B76F0FF00E2BD0030E6000602FE42291656C8
+:202C42001F7633003292419623760001267600011F7633003218FD001F7633002128FFFFBA
+:202C62001029103B1F763300419232962576006F1B76F0FF00E2BD0030E6000602FE4229BB
+:202C820016561F7633003292419623760001267600011F763300321871001F763300212898
+:202CA200FFFF1029103B1F763300419232962576006F1B76F0FF00E2BD0030E6000602FEE8
+:202CC200422916561F7633003292419623760001267600011F763300321875001F76330032
+:202CE2002128FFFF1029103B1F763300419232962576006F1B76F0FF00E2BD0030E600065F
+:202D020002FE422916561F7633003292419623760001267600011F76330032921F763300EC
+:202D2200322B1F7633002128FFFF1029103B1F763300419232962576006F1B76F0FF00E2D2
+:202D4200BD0030E6000602FE422916561F7633003292419623760001267600011F7633005F
+:202D620032921F763300322B1F7633002128FFFF1029103B1F763300419232962576006F68
+:202D82001B76F0FF00E2BD0030E6000602FE422916561F7633003292419623760001267686
+:202DA20000011F763300321831001F7633002128FFFF1029103B1F7633004192329625763C
+:202DC200006F1B76F0FF00E2BD0030E6000602FE422916561F763300329241962376000173
+:202DE200267600011F763300321875001F7633002128FFFF1029103B1F76330041923296B7
+:202E02002576006F1B76F0FF00E2BD0030E6000602FE422916561F76330038924196237692
+:202E22000008267600001F76330038189E001F7633002128FFFF1029103B1F763300419208
+:202E420038962576006F1B76F0FF00E2BD0030E6000602FE422916561F763300389241961D
+:202E620023760008267600001F76330038189C001F7633002128FFFF1029103B1F76330004
+:202E8200419238962576006F1B76F0FF00E2BD0030E6000602FE422916561F7633003892E1
+:202EA200419623760008267600001F763300381890001F7633002128FFFF1029103B1F762C
+:202EC2003300419238962576006F1B76F0FF00E2BD0030E6000602FE422916561F76330038
+:202EE2003892419623760008267600001F763300381890001F7633002128FFFF1029103BB7
+:202F02001F763300419238962576006F1B76F0FF00E2BD0030E6000602FE422916561F7695
+:202F220033003892419623760008267600001F76330038921F763300382B1F7633002128B0
+:202F4200FFFF1029103B1F763300419238962576006F1B76F0FF00E2BD0030E6000602FE3F
+:202F6200422916561F7633003892419623760008267600001F76330038189F001F76330053
+:202F82002128FFFF1029103B1F763300419238962576006F1B76F0FF00E2BD0030E60006B6
+:202FA20002FE422916561F7633003892419623760008267600001F76330038921F76330038
+:202FC200382B1F7633002128FFFF1029103B1F763300419238962576006F1B76F0FF00E224
+:202FE200BD0030E60006422916562576006F1B76F0FF00E2BD0030E6000642291656257668
+:20300200006F1B76F0FF00E2BD0030E60006422916562576006F1B76F0FF0500BDA8BDA0DC
+:20302200BDC2BDC3BDAB00E2BD0003E2BD0003E2BD0103E2BD0203E2BD0330E6000602FEDE
+:2030420069FF422916561F7633003292419623760001267600011F76330032921F76330041
+:20306200322B1F7633002128FFFF1029008F00D069FF4076DD9A008F00D04076F696103BC9
+:203082001F7633004192329682FEAFE2BE03AFE2BE02AFE2BE01AFE2BE0080E2BE00BE87A4
+:2030A200BEC5BEC4BE83BE8A0300F1FF177602761B76F0FF0500BDA8BDA0BDC2BDC3BDABDA
+:2030C20000E2BD0003E2BD0003E2BD0103E2BD0203E2BD0330E6000602FE69FF4229165666
+:2030E2001F7633003292419623760001267600011F763300321871001F7633002128FFFFA2
+:203102001029008F80D369FF4076DD9A008F80D34076F696103B1F7633004192329682FEAB
+:20312200AFE2BE03AFE2BE02AFE2BE01AFE2BE0080E2BE00BE87BEC5BEC4BE83BE8A030055
+:20314200F1FF177602761B76F0FF0500BDA8BDA0BDC2BDC3BDAB00E2BD0003E2BD0003E2A4
+:20316200BD0103E2BD0203E2BD0330E6000602FE69FF422916561F763300329241962376EF
+:203182000001267600011F7633003218FD001F7633002128FFFF1029008F00D069FF4076BB
+:2031A200DD9A008F00D040764F98103B1F7633004192329682FEAFE2BE03AFE2BE02AFE238
+:2031C200BE01AFE2BE0080E2BE00BE87BEC5BEC4BE83BE8A0300F1FF177602761B76F0FF74
+:2031E2000500BDA8BDA0BDC2BDC3BDAB00E2BD0003E2BD0003E2BD0103E2BD0203E2BD0372
+:2032020030E6000602FE69FF422916561F7633003292419623760001267600011F763300EF
+:20322200321875001F7633002128FFFF1029008F80D369FF4076DD9A008F80D340764F988F
+:20324200103B1F7633004192329682FEAFE2BE03AFE2BE02AFE2BE01AFE2BE0080E2BE00DC
+:20326200BE87BEC5BEC4BE83BE8A0300F1FF17760276BDB2BDAA0CD1A486EFFF3A01C28A2F
+:20328200FCCCFF00A988C28AEC47CD562C01008DA0019292C0562D01008D3B03929201528D
+:2032A20011ED008D3D03BF5692010002008D3403921E008D3F03922B008D3E03922B0DD02F
+:2032C200922B008D3F039292C0561301008D3D0392924FEDF2C5208F0000A9A8A70F07660B
+:2032E200F2C52F8F0000A9A8A70F0667208F0000F2A80AD092A80CD092923A52C056F900EB
+:20330200008DA00192922FEDA9AA008F34030156A400C483A592019001DDC4A006EDF28A69
+:203322000356A608C496076FF28AA9A80109F21EA692C498008D34039206E20FE8FFD9002C
+:20334200339A0FD092969A96A28A099A40762299008D3F03BF569201008DA001BF569201DA
+:20336200EFFFC700008D3F03BF569201EFFFC100008D3E03929244EDA6921F760403105415
+:2033820028EC1F765D033D5405ED1F765D033D9220EDA692008D3103925405ED008D33033A
+:2033A200929217EDA6921F765D033C5409ED1F765D033C9205EC008D330392920AEC008D12
+:2033C2003F03BF569201008D3D03922BEFFF9100008D3203927EA9AA008F3E030156A40008
+:2033E200013BA2830ED0C4850156A500019BA995C497957E089AA28A40762299796FA9AA85
+:20340200008F3E030156A400013BA2830ED0C4850156A500019BA995C497957E008D3E0345
+:20342200929207520EED0DD0929210520AED008D3303929206ED0A9A1F765C03A694109666
+:20344200008D3E03929202521EED0DD0927E9292035237689292425234669258008F00D772
+:20346200949203522E680DD09292335205ED0CD092923A5226ED0DD09292335204ED008D1E
+:203482003D03922B0DD09258008F00D79492008D3E0392540469921B90012A68099AA28A1A
+:2034A20040762299008D3D03922B008D3F03BF569201008DA001BF5692010DD0922B186FA1
+:2034C200099AA28A40762299008D3E03922B008D3D03BF569201008D3F03922B0DD0922B84
+:2034E200076FC28ACC18DFFFC28ACC1A2000C28AEC46CD56C6FE1F7633002192A99301BE19
+:20350200D7FF01911F763300A9CCFFFEA6CB019197FFA9CB2197C28A0BDCC41A4000BE86AD
+:20352200BE8B0600BDB2BDAAA486008D3A03929230EDA9AA008F38030156A400008D360351
+:203542000102C407C41E920F0468C28ABF56E40208D0928A849292A8C28A09D19C96008D3C
+:2035620036039206008D3803920F4566C28AE446FEEF099AA28A40762299D292025205ED17
+:203582001F76BF01081A0400008D9E01922B336FA9AA008F38030156A400C483A5920190FC
+:2035A200A98801DDC4A0008D36039206008D3803920F0466C28ABF56E402A6920AED08D017
+:2035C2009283C28A09D0C592A7FFFF909496096F08D0928A849292A8C28AFF9009D094965F
+:2035E200008D36039206008D3803920F0466C28AE446FEEF1F763300219201BEA993D7FFE9
+:2036020001911F763300A6CB019197FFA9CCFFFEA9CB2197BE86BE8B0600009A46520B63E4
+:20362200013B008F00D7A9850156A400C496019C4652F7641F765C03BF56330C1F765C0397
+:20364200BF56340C1F765C03BF5635081F765C03BF5636091F765C03BF5637101F765C0341
+:20366200BF5638081F765C03BF56390C1F765C03BF563A0C1F765C03BF563B051F764D0328
+:203682000492FE9C1F765C033D961F764D0304921F765D03FF9C01961F765C03BF563E0840
+:2036A2001F765C03BF5603081F765C03BF5606081F765C03BF56100D1F765C03BF56051B8E
+:2036C2001F765C03BF563C120600BDB2BDAAA959A48608520AED089A01D54E9BA28A4076F5
+:2036E200B09A008D3B03922BA19209520BED089A01D54E9BA28A4076B09A008D3B03BF5603
+:203702009201BE86BE8B0600BDB2BDAABDA2A982A586A48B00D4A41B3075056601DCA41B88
+:203722003075FD69D192025205ED1F76BF010818FBFF00D4A41B1027056601DCA41B10275C
+:20374200FD69008D360391A2A9AA08D00109911E008D3A03912BC18AE446FEEF089AA18A6F
+:2037620040762299008D38030102911EA30F1C68C18AC29209D09496C18AE446FEEF00D44E
+:20378200A41BE803056601DCA41BE803FD69099AA18A40762299D19202520DED1F76BF01E0
+:2037A200081A0400086FC18ABF56E401C18A09D0C2929496009ABE82BE86BE8B0600BDB2A7
+:2037C200BDAAA61EA586A48BD192025205ED1F76BF010818FBFF008D360391C208D091AA1E
+:2037E200008D3A03BF569101C18AE446FEEF089AA18A40762299008D38030102911EC18AF1
+:20380200BF56E401C292C18A09D0A7FFFF909496009ABE86BE8B0600BDB2A9BD160F007737
+:203822000077A48B1F7676038BE6090088E2380050E80940407657B688E600000077007716
+:20384200A9BF120FC18AA993B7FFFF91D497C18AFF90DC96BE8B06001F764D0304961F76F6
+:203862004003BF5602011F764E03BF5602020600BDB2BDAABDA2A986A492015230ED008F4D
+:2038820050701F76400300A8C08D00D022761F76BE0109CDFFF3A81A00041F76BE0109975B
+:2038A2001F76BE0109CDFFFCA81A00011F76BE0109971F763700008FC89500A81F763700FE
+:2038C200008F609602A81F763300321A01001F763300321A0200237600011A76025238EDE9
+:2038E200008F50771F764E0300A8C08D80D322761F76BE0107CDFFCFA81A00201F76BE017E
+:2039020007971F76BE0107CDFF3FA81A00801F76BE0107971F76BE011618CFFF1F76BE01C9
+:203922001A1A04001F763700008F159604A81F763700008FAB9606A81F763300321A040039
+:203942001F763300321A0800237600011A76D396C38B089A01D54E9BA38A4076B09AA18AAF
+:203962000CDCC41A0040A18A0CDCC418FFDFC918BFFFC918DFFFC918F7FFC918FBFFC91A7F
+:203982000200C91A0100A18A0ADCC418FFBFA18A0BDCC4CCE0FF0150C4964076CA98A38A23
+:2039A200A9AA4076C999D392025205ED1F76BF01081A0400C38ABF56E402099AA38A4076A6
+:2039C20022990CD0932B008D9E01932B008D3303932BA18A0BDCC41A4000C91A2000BE82B2
+:2039E200BE86BE8B0600A888C48A0052096509520763C4CDF8FFFF9C0790A8CAC496A69271
+:203A020045520DEC4E5208EC4F520DEDC41A2000C418BFFF086FC418DFFF056FC41A2000AA
+:203A2200C41A4000A592015203EDC4187FFF025203EDC41A8000C418EFFFC418F7FF06004E
+:203A42000002008D4203941E0600060022761F76BE01061800001F76BE01071800FF1F76C1
+:203A6200BE0108183F001F76BE01091800FF1F76BE011618C0FF0F8F00F0ABA81F76BE013C
+:203A8200AB93AA9218C11F76BE0119C01F76BE010B18EFFF1F76BE010B18DFFF1F76BE0196
+:203AA2000B18BFFF1F76BE011B18F7FF1A761F767B03BF5616011F76BF01094305EE1F76AE
+:203AC2007B03160808001F76BF01014605EE1F767B03160804001F76BF01014405EE1F765A
+:203AE2007B03160802001F76BF01014504EE1F767B03160A1F767B031692035207EC04520D
+:203B020005EC055203EC065205ED1F767B03BF561B01035203EC045205ED1F767B03BF562A
+:203B22001701075203ECFF5205ED1F767B03BF561702015203EC025205ED1F767B03BF56EF
+:203B42001703055203EC065205ED1F767B03BF56170708521F767B03B156170509521F76F3
+:203B62007B03B15617061F767B031792025203EC035205ED1F767B03BF561901015203ECD7
+:203B8200065205ED1F767B03BF561801015203EC035205ED1F767B03BF561A0202521F76E2
+:203BA2007B03B1561A01227605520A6205522AEC01524EEC02523FEC03522EEC566F065203
+:203BC20014EC075252ED088F8A021F76BE010AA8AA2801FCAB2805001F76BE011AA91F76CF
+:203BE200BF01021A0800416F088F00001F76BE010AA8AA2801BCAB2804001F76BE011AA915
+:203C0200346F088F48031F76BE010AA805021F76BE011A1E2A6FAA280809AB28CB0B1F76CA
+:203C2200BE010AA9AA28257CAB2805001F76BE011AA91B6F088F8A0B1F76BE010AA8AA2820
+:203C420001F8AB2805001F76BE011AA90E6FAA28080BAB2B1F76BE010AA9AA2813BCAB28C7
+:203C620005001F76BE011AA91A7669FF06001F767B031793025322ED008F880A1F76BF0191
+:203C820002A8A9CD010005EC1F76BF01041A0008A9CD020005EC1F76BF01041A0002A9CD41
+:203CA200040005EC1F76BF01041A8000A9CD080005EC1F76BF01041A08001F767B03179373
+:203CC200035355EDAA280009AB28CB0B1F76BF0102A9248F00001F76BF010AA8005205EDC8
+:203CE2001F76BF01041A0008015205ED1F76BF01041A0002025205ED1F76BF01041A800054
+:203D0200035205ED1F76BF01041A0800045205ED1F76BF01041A0200055205ED1F76BF0184
+:203D2200041A0001065205ED1F76BF01041A4000075205ED1F76BF01041A0100085205ED5A
+:203D42001F76BF01051A0008095205ED1F76BF01051A00010A5205ED1F76BF010D1A200039
+:203D62000B5205ED1F76BF010D1A040001532EEDAA28000BAB2B1F76BF0104A9128F0000AD
+:203D82001F76BF010CA8A9CD010005EC1F76BF01031A0008A9CD020005EC1F76BF01031A5B
+:203DA2000001A9CD040005EC1F76BF01031A0002A9CD080005EC1F76BF010B1A0200109096
+:203DC20005EC1F76BF010B1A10000600BDB2BDAA00D100D21F767B03179202524AED1F760B
+:203DE200BF0109CC0400C1FF1F767B0301F020CDFEFF01901F767B03A8CA20961F76BF0159
+:203E020009CC0200C0FF01F01F767B03019080FF20CDFDFF1F767B03A8CA20961F767303C7
+:203E2200028A019089FFC4CDFFFBA8CAC4961F767303028A1F767B0320CC0200C0FF8AFFA4
+:203E4200C4CDFFF7A8CAC4961F76BF01004002EF01D91F76BF01004202EF02D91F76BF01F5
+:203E6200004A02EF04D91F76BF01004402EF08D91F767B0317920352C1566F010152C156BB
+:203E82002D01055270ED1F76BF0101CC000400D5008FDCDEC9FFA828E80340766B801F7641
+:203EA2007B03019020CDFEFF1F767B03A8CA20961F76BF01014B02EF01D91F76BF010148C2
+:203EC20002EF02D91F76BF01094502EF04D91F76BF01094202EF08D91F76BF01014A02EFA0
+:203EE20010D91F76BF01014702EF20D91F76BF01094402EF40D91F76BF01004404EFA9B2BD
+:203F02008009A98B1F76BF01014905EFA9B218FF0100A98B1F76BF01094105EFA9B219FFA2
+:203F22000100A98B1F76BF01004B05EFA9B21AFF0100A98B1F76BF01004505EFA9B21BFF0A
+:203F42000100A98B1F76BF01094005EFA9B21CFF0100A98B1F76BF01004A05EFA9B21DFFE3
+:203F62000100A98B1F767B031792075210ED1F76BF01004602EE01D91F76BF01004802EE06
+:203F820002D91F76BF01004B02EE04D90652C0569F001F76BF01094503EE01D9026F10DA01
+:203FA2001F76BF01094403EE02D9026F40DA1F76BF01004203EE04D9056FA9AA1CFF0100BE
+:203FC200A9861F76BF01004403EE08D9056FA9AA1DFF0100A9861F76BF01004603EE10D9BD
+:203FE200056FA9AA1EFF0100A9861F76BF01004003EE20D9056FA9AA1FFF0100A9861F7682
+:20400200BF01004803EE40D9056FA9AA1FFF0200A9861F76BF01004A05EEA9B28009A98BCC
+:20402200056FA9AA1FFF0400A9861F76BF01004306EEA9B218FF0100A98B056FA9AA1FFF4E
+:204042000800A9861F76BF01004506EEA9B219FF0100A98B056FA9AA1FFF1000A9861F7638
+:20406200BF01004706EEA9B21AFF0100A98B056FA9AA1FFF2000A9861F76BF01004106EEDC
+:20408200A9B21BFF0100A98B056FA9AA1FFF4000A9861F76BF01004B06EEA9B21CFF010015
+:2040A200A98B056FA9AA1FFF8000A9861F76BF01004906EEA9B21DFF0100A98B056FA9AA31
+:2040C2001FFF0001A9861F767B0320AA1F767303028A10D094795A6F1F76BF0109CC20001C
+:2040E200C4FF01F01F767B03019020CDFDFF80FF1F767B03A8CA20961F76BF0100D5008F0A
+:20410200DCDE09CC0400C1FF01F0A82820A140766B801F767B03019081FF20CDFBFF1F7687
+:204122007B03A8CA20961F767303028AC0FF01908AFFC4CDFFF7A8CAC4961F767303028A7D
+:204142001F767B0320CC0400C1FFC4CDFFEF8BFFA8CAC4961B6F1F76BF0109CC0080CEFFC4
+:2041620001F01F767B03019020CDFDFF80FF1F767B03A8CA20961F767303028AC0FF01901E
+:20418200C4CDFFF78AFFA8CAC496BE86BE8B060002FE2276008F6AA01F7635000AA81A7671
+:2041A20069FF40768BBA1F763300221A2000237601001F767B03179207523BED1F76C40145
+:2041C20002CCF0FF05501F76C40102961F76C40103CCF0FF03501F76C40103961F76C40121
+:2041E20003CC0FFF10501F76C40103961F76C40103CCFFF0A91A00051F76C40103961F7625
+:20420200C40103CCFF0FA91A00401F76C40103961F76C40104CCF0FF07501F76C4010496A0
+:204222001F76C40104CC0FFF1F76C401205004961F767B03179203521EED1F76C40102CC9C
+:20424200F0FF02501F76C40102961F76C4010318F0FF1F76C40103CC0FFF10501F76C401D4
+:2042620003961F76C40103CCFFF01F76C401A91A000203961F767B031792015244ED1F76FE
+:20428200C40102CCF0FF06501F76C40102961F76C40103CCF0FF05501F76C40103961F765D
+:2042A200C40103CC0FFF40501F76C40103961F76C40103CCFFF0A91A00071F76C401039602
+:2042C2001F76C40103CCFF0FA91A00201F76C40103961F76C40104CCF0FF03501F76C40109
+:2042E20004961F76C40104CC0FFF60501F76C40104961F76C40104CCFFF01F76C401A91A10
+:20430200000104961F767B031792025215ED1F76C40102CCF0FF01501F76C40102961F76FF
+:20432200C4010318F0FF1F76C40103CC0FFF1F76C401105003961F767B0317920652C056F8
+:2043420085001F76C401021A0F001F76C40103CCF0FF02501F76C40103961F76C40103CCCB
+:204362000FFF30501F76C40103961F76C40103CCFFF0A91A00061F76C40103961F76C4018C
+:2043820003CCFF0FA91A00C01F76C40103961F76C40104CCF0FF0A501F76C40104961F76CC
+:2043A200C40104CC0FFFB0501F76C40104961F76C40104CCFFF0A91A00071F76C40104968D
+:2043C2001F76C40104CCFF0FA91A00401F76C40104961F76C40105CCF0FF05501F76C401E3
+:2043E20005961F76C40105CC0FFF10501F76C40105961F76C40105CCFFF0A91A000E1F7612
+:20440200C40105961F76C4010518FF0F1F76C40106CCF0FF08501F76C40106961F76C401F2
+:20442200061AF0001F76C40106CCFFF0A91A000D1F76C40106961F76C40106CCFF0F1F76BA
+:20444200C401A91A009006961F76C401011A00011F76C401011A00081F76C401191A100016
+:204462001F76C401001A10001F76C401011A00401F763300BF5621011F76A001191A000891
+:204482001F76A00119CCFFF8A91A00041F76A00119961F76A0011ACCFFFCA91A00011F76EC
+:2044A200A0011A961F76A001BF5609801F76A00100CC7FFCA91A00011F76A00100961F7633
+:2044C200A00100CCFFE3A91A00081F76A00100961F76A001019A00CD001CD9FFA82D66FF28
+:2044E200A9881F76A00100CC800304ED0102A71E0A6F1F76A00100CC8003013BC6FF80FFCD
+:20450200A985A71E013BA6851F767603AC1EA7064456A900421E3606C000ABB9008F88138D
+:2045220042A8C000ABB91F76A00105961F76A0010018FCFF1F767B03189206EC008FF4011E
+:204542001F765D0338A81F767B03199205EC32021F765D03381E82FE06001B76F0FF05004B
+:20456200BDA8BDA0BDC2BDC3BDAB00E2BD0003E2BD0003E2BD0103E2BD0203E2BD0330E6CD
+:20458200000602FE69FF422916561F7633002292419623760100267601011F763300221847
+:2045A200FA001F7633002128FFFF10291F765E03240606EC01021F765E03415624001F765C
+:2045C2005F03309212ECFF9C1F765F0330960DED1F767303028A7FDCC418EFFF1F7673039E
+:2045E200028A7FDCC41A04001F765E032292C15616011F767B031B921EEC00D1A1920452F4
+:204602001A63013B008F0A71A9850156A400408F46D7C492C3FFA988A192A9850156A5001A
+:20462200C57E69FFA1924076D786A192019C0452A959E8641F767B031692095241ED00D1FE
+:20464200A19210523A63013B008F0871A9850156A400C492C3FFA90EA9BD120F0077007775
+:20466200007700778BE60000A12D69FF008F80D812350156A400407677B9013BA192008F96
+:2046820046D78EE60000A9850156A400A9BF120FC496A192408F56D7008F46D7A98501561B
+:2046A200A400A192A9850156A500C492C596A192019C1052A959C86469FF40760C8D1F769A
+:2046C2007B031A92C156AB001F765D03012938061F765D0340FF013BA61E3A85A60F41693D
+:2046E20000D11F767B03A1921A543B63013B008F0871A9850156A400C492C3FFA90EA9BDF3
+:20470200120F00770077007700778BE600001F765D033B2D1F767B0369FF008F80D81A123E
+:20472200A194A92D12350156A400407677B91F765D03013B3B2D008F56D78CE600001F76E8
+:204742007B031A12A194A9850156A400A9BF120FC496A1921F767B03019CA9591A54C764EE
+:204762001F765D033A851F765D03380F546800D11F767B03A1921A5412631F765D033B2D34
+:2047820069FF1F767B031A12A1944076C589A1921F767B03019CA9591A54F0641F76730385
+:2047A200028A7FD01F767B0320CD0400D1FF1F767B0394CC1000C3FFA9CB19CB90FF1F7687
+:2047C2005E0312951F765D033B0A1F765D033B5504621F765D033B2B1F765D033B921F76F8
+:2047E2005D033A2B1F767B03189312EC1F765E0312931F765D033B55B156A90D1F765D0364
+:204802003B931F765E03129F0153B156A90C69FF4076F49B1F765D033A0A1F76C401011AB6
+:2048220000401F76C401191A10001F763300BF562101103B1F7633004192229682FEAFE2EB
+:20484200BE03AFE2BE02AFE2BE01AFE2BE0080E2BE00BE87BEC5BEC4BE83BE8A0300F1FFBF
+:2048620017760276A98AC4920600A983C57C0600BDB2BDAABDA2A486008DA00192925BEC37
+:20488200922B0FD0925B013B008F00D7A392A9850156A400C49203525168A392008F00D78E
+:2048A200A9850156A400C41B90014866A392335204ED0CD0927B4F6FA985008F00D7015672
+:2048C200A400C492FE9CA980A9AA008F00D7A70DA61EA392A9850156A4000ED10ED0C49277
+:2048E200FF9CA980A9AAA70DA98A03569C08A68A94CAA959408FFFFFA392807600D7A9852E
+:204902000156A600A28A0EDCC693FE9DA80E4076DFB6A15405ED0CD0927BA3921C6FD29299
+:20492200025205ED1F76BF01081A0400099AA28A40762299A928FFFF0E6FD292025205ED7E
+:204942001F76BF01081A0400099AA28A40762299A928FFFFBE82BE86BE8B0600BDB2BDAA22
+:20496200A4861F767003BF563E01008D3203408DA10192939A97008DA2019296A928FFFF01
+:20498200A95D008FA101A9AA0156A40002024076DFB6008DA301A9CDFF009297008DA40140
+:2049A200A7FFFF909296008DA501922B008DA601922B408FA101A9AAA28A0156A5000602C3
+:2049C20040764199BE86BE8B0600A71EAC281F00013BA7C4A7062256A60740FF0156A40047
+:2049E200C488A7060190009B58FF04ECA6CCFF00046FA692A7FFFF900600060013D09492E3
+:204A0200FF90A98012D09492FF90A988A70637FFA6AFA71E11D09492FF90A988A70637FF6D
+:204A2200A6AFA71E10D09492FF90A988A70637FFA6AFA71E17D09492FF90A90EE41E16D05C
+:204A42009492FF90A988E40637FFA6AFE41E15D09492FF90A988E40637FFA6AFE41E14D0D1
+:204A62009492FF90A988E40637FFA6AFE41E02020156E400F4C30AD094C33A9A40766BA219
+:204A82000600BDB2BDAABDA2A4820AD0E306938A02194076A2A2A927938AE3060119407618
+:204AA200A2A20356A908AB94A95A408D32030ED09B9293960FD0BF569333408FFFFFA38A7A
+:204AC20002020EDC4076DFB6A95D0AD0938AE30602194076F3B6A95DA292A55410EC008D7F
+:204AE2003C03932BD392025205ED1F76BF01081A0400099AA38A40762299096F339AA38ADE
+:204B020040766BA2008D3C03BF569301BE82BE86BE8B06000600BDB2BDAA02FEA4861F76ED
+:204B22007003BF563E0113D09292FF90A98012D09292FF90A988A70637FFA6AFA71E11D049
+:204B42009292FF90A988A70637FFA6AFA71E10D001299292FF90A988A70637FFA6AFA71E87
+:204B620020FF0080A70F0666A7064076EFA14196076FA792AD5C029B81DC407683A5008D8B
+:204B82003203408DA10192929A96008DA201BF569238008DA3014192FF909296008DA4011F
+:204BA2004192A7FFFF9092961F767603008DA50130C692961F767603008DA6013092A7FFBA
+:204BC200FF909296408FFFFF008FA101A9AA0156A40006024076DFB6A95D008DA701A5CCD1
+:204BE200FF009296008DA801A592A7FFFF909296008DA901922B008DAA01922B408FA10168
+:204C0200A9AAA28A0156A5000A024076419982FEBE86BE8B0600BDB202FEA48B13D09192C4
+:204C2200FF90A98012D09192FF90A988A70637FFA6AFA71E11D09192FF90A988A70637FF51
+:204C4200A6AFA71E10D09192FF90A988A70637FFA6AFA71E412B15D041939192A838419679
+:204C620014D041939192A8384196012920FF0080A70F0666415CA7064076F2A1076FA79273
+:204C8200AD5C029B81DC40762CA5399AA18A40766BA282FEBE8B0600BDB2BDAABDA203E2DE
+:204CA200BD04A4821F767003BF563E0113D09392FF90A90EA9BD220F007712D09392FF90BD
+:204CC200A988A9BF220F37FFA6AFA9BD220F007711D09392FF90A988A9BF220F37FFA6AF85
+:204CE200A9BD220F007710D09392FF90A988A9BF220F37FFA6AFA9BD220F17D09392FF9089
+:204D0200A95A16D09392FF90A988A9AA37FFA6AFA98615D09392FF90A988A9AA37FFA6AF0E
+:204D2200A98614D09392FF90A988A9AA37FFA6AFA986408DA101008D320393929B96008D58
+:204D4200A201BF569334408DFFFF008FA101A9A2A15D0156A40002024076DFB6A959A15D43
+:204D6200A9AAA4BF220F4076F3B6A959408FA101A9A2A38A0156A500010240764199008DE4
+:204D8200A101BF569334408FA101A9A2A38A0156A500010240764199C38AE446FEEFA9AA64
+:204DA200A5BF220FA38A40769C99C38AE446FEEFA192008DA101FF909396A192008DA20163
+:204DC200A7FFFF909396008DA301932B008DA401932B408FA101A9A2A38A0156A5000602A7
+:204DE20040764199AFE2BE04BE82BE86BE8B060006000600BDB206FEA48B13D09192FF90B8
+:204E0200A90E421E12D09192FF90A988420637FFA6AF421E11D09192FF90A988420637FF3F
+:204E2200A6AF421E10D09192FF90A988420637FFA6AF421E17D09192FF90A90E441E16D02D
+:204E42009192FF90A988440637FFA6AF441E15D09192FF90A988440637FFA6AF441E14D053
+:204E62009192FF90A988440637FFA6AF441E1BD09192FF90A90E461E1AD09192FF90A98891
+:204E8200460637FFA6AF461E19D09192FF90A988460637FFA6AF461E18D09192FF90A98803
+:204EA200460637FFA6AF461E1CD091CCFF0004520AEC055212ED4206448A46C4A6934076BC
+:204EC20083A5076F4206448A46C4A69340762CA53C9AA18A40766BA286FEBE8B0600BDB24C
+:204EE200BDAABDA203E2BD04A95BA85AA4BD220F1F7676030002301E1F76300014282040ED
+:204F0200008F82DD407659A60052FBECA292A293C0FF0191A995A85AA2922FECA39220D144
+:204F22001F90A174A292A1540267A2591F76760303E20E04A10E1F767603101E1F76760320
+:204F42000356A301A90E121E008F82DD408F8EDD40765FA6008F82DD407659A60052FBECAC
+:204F6200A9BF220FA10DA9BD220FA392A194A95BA292A19EA95AD3ED1F763000142810405C
+:204F8200AFE2BE04BE82BE86BE8B0600BDB2BDAABDA203E2BD04A95BA85AA4BD220F1F76E1
+:204FA20076030002301E1F76300014282040008F82DD407659A60052FBECA292A293C0FFC1
+:204FC2000191A995A85AA2922FECA39220D11F90A174A292A1540267A2591F76760303E244
+:204FE2001404A10E1F767603161E1F7676030356A301A90E181E008F82DD408F94DD4076CA
+:2050020063A6008F82DD407659A60052FBECA9BF220FA10DA9BD220FA392A194A95BA29229
+:20502200A19EA95AD3ED1F76300014281040AFE2BE04BE82BE86BE8B060002FE1F767603E7
+:2050420006C5008F82DD673E22761F763400008F67A61CA81A7669FF407664B81F76760357
+:205062000F8F404242A83606C000ABB9A9BD120F0077007702E84116008FAEDD89E6000085
+:205082004076B5B82376002082FE060022761F76BE0108CCFCFF01501F76BE0108961F7619
+:2050A200BE0108CCF3FF04501F76BE0108961F76BE0108CCCFFF10501F76BE0108961F7646
+:2050C200BE0108183FFF1F76BE010B1A08001F76BF010118F7FF1A761F76C101BF560007C9
+:2050E2001F76C101BF56011F1F76C101022B1F76C101BF56040C1F76C1010A2800801F7684
+:20510200C1010B2B1F76C1010C2B1F76C101BF560F10D42B0002C41E1F76C101001A8000A8
+:2051220069FF06001F76BF01011A080006001F76BF010118F7FF0600009AD4930391B1567B
+:20514200A9010600C4A0D41A01000600C4A0D41A020006001B76F0FF0500BDA8BDA0BDC224
+:20516200BDC3BDAB00E2BD0003E2BD0003E2BD0103E2BD0203E2BD0330E6000669FF422929
+:205182001656227601021F767603015630001F76760308C5008F82DD69FF673E1A76AFE27A
+:2051A200BE03AFE2BE02AFE2BE01AFE2BE0080E2BE00BE87BEC5BEC4BE83BE8A0300F1FF56
+:2051C20017760276BDB2A48B1F7676031B921352E6FFA3010356A901C07668C1A988A70641
+:2051E200A60DA71EA92401DFA824A71E2076C18A1F7676031C0ED40F1F767603B0561B11BB
+:20520200C0568B0108D091C5673E1F7676031B2B1F7676031C2BD118F7FFD118FDFFEFFFBC
+:205222007C011F76C1010246CC567701C18A1F7676031C58C48A1F76C101079294961F76EC
+:2052420076031C0A1F767603BF561B13EFFF65011F76C1010246CC5660011F76C1010792F6
+:205262001F7676031D961F767603BF561B11EFFF54011F76C1010246CC564F011F76C10171
+:2052820007921F7676031D961F767603BF561B0FEFFF43011F76C1010246CC563E0108D05B
+:2052A20091C5673E1F76C10107400DEED118FBFFD118FEFF1F7676031B2B1F7676031C2BE6
+:2052C200EFFF2B011F767603BF561B09EFFF25011F76C1010246CC5620011F76C101079285
+:2052E2001F7676031D961F767603BF561B0BEFFF14011F76C1010246CC560F011F76C10177
+:2053020007921F7676031D96C18A1F7676031C0ED40F1F767603B0561B07C056FE0008D0A9
+:2053220091C5673E1F767603BF561B09EFFFF5001F76C1010246CC56F0001F76C1010792A5
+:205342001F7676031D961F767603BF561B07EFFFE4001F76C1010246CC56DF001F76C1017C
+:2053620007921F7676031D961F767603BF561B05EFFFD3001F76C1010246CC56CE001F76A9
+:20538200C10107921F7676031D9608D091C5673E1F767603BF561B03EFFFBF00D1400AEF24
+:2053A2001F767603BF561B01D11A04000AD091C5673ED141CC56B1001F767603BF561B0DB8
+:2053C200D11A08000AD091C5673EEFFFA6001F76C101BF56008F1F76C101082B1F76C10193
+:2053E200021A20001F767603BF561B12EFFF95001F76C101BF56008FC18A1F76C101E49289
+:2054020008961F76C101021A20001F767603BF561B10EFFF82001F76C101BF5600871F7613
+:20542200C101082800031F76C101021A20001F767603BF561B0E706F1F76C101082B1F7698
+:20544200C101021A20001F767603BF561B0C646F0AD091C5673E1F76C101BF5600871F76D2
+:20546200C101082800051F76C101021A20001F767603BF561B0A506F1F76C101BF56008F9E
+:20548200C18A1F7676031C58C48A1F76C101949208961F7676031C0A1F76C101021A20000D
+:2054A2001F767603BF561B08376F1F76C101BF56008FC18A1F76C101E49208961F76C101F6
+:2054C200021A20001F767603BF561B06256F0AD091C5673E1F76C101BF5600871F76C10197
+:2054E200082800021F76C101021A20001F767603BF561B04116F1F76C101BF5600871F769B
+:20550200C101082800061F76C101021A20001F767603BF561B02BE8B06000EFE408F00C1D3
+:20552200AD5C080288DC4076F7B9AD5C408F08C18EDC06024076F7B900D0A09280520967CF
+:205542001F767303028A942B01D8A0928052F9681F767303028A7ED01F767B0316929496EB
+:205562001F767B031792055214ED1F767203BF56200200D0A09206521867AD5C408FA2DCA5
+:205582008EDC9492959601D8A0920652F7680D6F1F767203BF56200A065203ED039A026F71
+:2055A200089A1F76720322961F767203BF5621651F767B031692035211ED1F767203382868
+:2055C2005D071F76720339285D071F7672033A28D3091F7672033B28D309045211ED1F761C
+:2055E2007203382862071F767203392844071F7672033A28D8091F7672033B28BA090352E3
+:2056020003EC045213ED00D0A09210520F671F7673030A8ABF5694461F7673030C8ABF5625
+:20562200943C01D8A0921052F3681F767B031792025225ED00D0A09206520F671F767303D3
+:205642000A8ABF5694AA1F7673030C8ABF56949601D8A0920652F36806D0A09208520F67EB
+:205662001F7673030A8ABF5694731F7673030C8ABF56946901D8A0920852F3681F767B03E7
+:205682001792035213ED00D0A09214520F671F7673030A8ABF5694461F7673030C8ABF56E8
+:2056A200943C01D8A0921452F3681F767B03169209523AED00D0A0920F521267AD5C013BEE
+:2056C200408FC8D788DC95850156A4001F767303C4920C8A949601D8A0920F52F0681F7667
+:2056E20073030A8A0DD0BF5694461F7673030A8A0ED0BF5694461F767203382816081F7649
+:2057020072033928F3071F7672033A28AA0A1F7672033B28870A1F7672033C2805051F768C
+:2057220072033D28FE041F767B031792075240ED1F767B031692055209ED1F7672033828D7
+:20574200C2061F76720339289E02065209ED1F7672033828D6061F7672033928A8021F7636
+:2057620073030A8AC428A4011F7673030A8ACC28A4011F7673030A8AD42884031F76730327
+:205782000A8ADC2884031F7673030C8AC4282C011F7673030C8ACC282C011F7673030C8ACB
+:2057A200D42820031F7673030C8ADC2820031F767203302800081F767203312800081F7696
+:2057C2007203322800081F76720333280008407614858EFE0600008F40DC1F76730302A842
+:2057E2001F76730308A81F767303008F70DC0AA81F767303008F88DC0CA8A9287E3F008F85
+:2058020000DDA8280201407683A5809A008F00DD40761EB71F76760300541FEDA91BFFFFB7
+:205822001CEC1F7675033E921F767B03165415ED00D0A09280520B67008F00DD408F40DC65
+:205842009492959601D8A0928052F7681F767303028A7FD0942B196F40764AA81F767303D9
+:20586200028A7FD0942B407602AA1F767B03179201520BED1F767303028A7FDCC41A100043
+:205882001F765F033028FFFF0600009B00D0A09280520F67008F40DC408F00DD9492955468
+:2058A20004EC94929596019B01D8A0928052F368005311EC008F00DD809A40761EB71F76DB
+:2058C20076030096A9287E3F008F00DDA828020140762CA50600BDB2BDAABDA2A48611D01D
+:2058E200928012D113D003569A0892CAA95B1F765D03008DA1013D929296008DA201BF5613
+:205902009203008DA3010356A301929600D5A392A5542B691F767303028AA792A558A07224
+:2059220094CC00FFC7FFA9880356A501039C008DA101A927A9AAAB0DA98A947E029BA7924C
+:20594200A5581F767303A595A072A28A02C4A80E30FF0156A400408DA1019692FF909C96C7
+:2059620001DDA392A554D766408FFFFFA9AA008FA1010156A4000356A301039CA90E407687
+:20598200DFB6A95D0356A301008DA101A993039DA888A9AAA60DA98AA5CDFF009497029BC0
+:2059A200A28AA395A80E30FF0156A400A592A7FFFF9094960356A301059CA988A9AAA60D36
+:2059C200A98A942B039AA28AA394A90E30FF0156A400942B0356A301079CA988A9AAA60D5C
+:2059E200A98A942B049AA28AA394A90E30FF0156A400942B008D9E01BF569201408FA101CD
+:205A0200A9AA0156A500A28A049AA3940356A901A90E40764199BE82BE86BE8B0600BDB2A8
+:205A220000BEA69208521067A9A80ED0A60DA983A9A89580A60D008DA101A983957F01DE28
+:205A4200A6920852F26811D0945812D103569C0813D19CCA1F76730302839596008D9E017A
+:205A6200BF569401A9A8408FA1010156A5000A0240764199BE8B060002FE22761F767B0326
+:205A82001792055204ED008F1AB5036F008F81801F7634001AA81A7669FF1F7676030F8F84
+:205AA2004042360642A8C000ABB9A9BD120F0077007702E8D123008FA6DD89E6000040768E
+:205AC200B5B81F7630000C2820402376001082FE0600BDB2BDAABDA200D2407680B1103B96
+:205AE20069FF4076D7B8267600002F76000040769FBA407662B70D9A4076E99901D4418F54
+:205B020000C2A9A04076F59902D4418F00C2A9A04076F5994076DAA54076BCB71F76BF018C
+:205B22000C1A01001F76BF010B1A010000D1A1920A521363012920FF50C34076D0B71F76BD
+:205B4200BF010F1A01001F76BF010E1A0100A192019C0A52A959EF641F76BF010A1A0100E0
+:205B62001F76BF010B1A01004076E39A1F767B03009A169340768EAD1F767B031692109BC8
+:205B82004076B8BA4076F9AA407626B91F767B031792055205EC4076859E40763D834076E4
+:205BA200A1854076A8A9407614851F767303028A7ED01F767B031692949622761F76C001AF
+:205BC200BF56292F1A761F765E03BF5622011F765E030192C1569B001F765E03012B00D16A
+:205BE200A1920252E3FF9300013B008F40DCA98560090156A400C492C1568300A192008F7C
+:205C0200F9DEA9850156A400408F40DCC492019CA988C496A192A98560090156A500A6921B
+:205C2200C5546E68A192008FF9DEA9850156A400013BC42B136FA192008FFBDEA9850156E4
+:205C4200A400C492109CA988A192A618F0FF008FFBDEA9850156A400C47EA192008FFBDE1D
+:205C6200A9850156A400C49280520868A192008FFBDEA9850156A400C42BA192008FFBDE13
+:205C8200A9850156A400408FFBDEC4920F90A92DA192A9850156A500008F82D7C592C3FF08
+:205CA200A9880356A103A60D0156A400C49262FFA988C2EC013B0B6FA192008FFBDEA985F1
+:205CC2000156A400C40AA692A0FFA9880190F5EC013BA192008FFBDEA9850156A40069FF17
+:205CE200C493009A008F40DC407655AE013BA192008FFBDEA9850156A400C4080300A1924B
+:205D0200019C0252A959E4FF71FF1F767303028A7FD094410AEF1F767303028A7FDCC418B9
+:205D2200FDFF69FF40764AA81F767303028A7FD094420AEF1F767303028A7FDCC418FBFFD8
+:205D420069FF407602AA1F767303028A7FD094430AEF1F767303028A7FDCC418F7FF69FF95
+:205D62004076A8A91F767303028A7FD094450AEF1F767303028A7FDCC418DFFF69FF407698
+:205D82001E8069FF4076A39C1F765E03240605EC1F767B032018FBFF1F767303028A1F7684
+:205DA2007B0320CD04007FDCC488D1FF01F1A2CFA692C1FF0190A9CB019191FFA6CCFBFF0D
+:205DC200A9CBC4971F767B0320CC0400C1FFA95A1F767B03179207527AED1F767303028A19
+:205DE2007FD01F767B0394CC4000C5FF3E5414EC1F767303028A944606EE1F76BF010D1A68
+:205E020000040A6F1F76BF010B1A0004008FE8031F765E0326A81F767303028A1F767B039D
+:205E220094CC4000C5FF3E961F767303028A1F767B0394CC8000C6FF3D5434EC1F7673031D
+:205E4200028A944716EE1F76BF010D1A00401F767B031792075208EC055206EC1F76BF0172
+:205E62000B1A00201F6F1F76BF01021A08001A6F1F76BF010B1A00401F767B03179207527C
+:205E820008EC055206EC1F76BF010D1A0020056F1F76BF01041A0800008FE8031F765E03C8
+:205EA20026A81F767303028A1F767B0394CC8000C6FF3D961F765E03260609ED1F76BF0183
+:205EC2000D1A00401F76BF010D1A000400D1A1920252E3FF7EFE005204ECC08D00D0036F52
+:205EE200C08D80D3A38A4076F5A1A91BFFFF53EC00BE1F767B0322C21F76BF010F1A010052
+:205F020037521162375230EC33520862335238EC03523EEC065238EC3E6F34522DEC355278
+:205F220027EC396F3A5208623A5212EC385218EC395212EC306F3B5207EC3C522CEDA38A1A
+:205F42004076B7A4286FA38A4076BAA2246FA38A4076BBA2206FA38A4076C8A31C6FA38AF0
+:205F6200407648A3186FA38A4076B6A4146FA38A407647A3106FA38A407609A40C6FA38AB3
+:205F82004076FEA2086FA38A4076CCAA046FA38A407628AAA192019C0252A959E3FF19FE92
+:205FA2009B6F34FEA880AA28BA80AB2BA792FF9CA980B456A700A7921052B356A70F2276F9
+:205FC200008F0060408F00618076C0601F76BE0109CCFFCFA91A00101F76BE0109961F7638
+:205FE200BE0109CCFF3FA91A00401F76BE0109962AD00802941E2CD0941ED51E0AD0951EF3
+:206002000002C41E013BA9A9A7811009C51E08D0A9A9A781951EAA28FFFFAB28FEFFD4A9C6
+:206022000302C41E00020119941E0CD000020119941E1ED000020119941E22D00002011935
+:20604200941E18D000020119941E0002601E601A0080601A0040601A0020601A0002601A12
+:206062008000601A001014D06006941E18D09444FFEF16D094065E1E5ECCFFFCA91A000185
+:206082005E965DCC00FF05505D965E1A78005ECCF8FF02505E965E06941E6018FFEF14D0E3
+:2060A2006006941E18D09444FFEE488F7064C6A0D6A0010230D0941E32D00002941E2ED029
+:2060C200941E541E24D00202941E26D00002941E541A0100531A0200541A0200541A040086
+:2060E20020D05406941E1F763700008FE5AE08A81F763300321A10001F763700008F42AF94
+:206102000AA81F763300321A2000237600011A761F7670030002321E1F767003301E1F7628
+:2061220070033C2B1F767003341EB4FE69FF0600BDAAA82D408F0060807600611F7670033F
+:206142003D9209EC08D09506019005ED0AD0950601903CEC010208D0951E0AD0951E013BFE
+:20616200A4C5AC850156A700C7855AFFAA180000AC853FFFABCAAACBA81A00E0A986029A58
+:20618200AC94A4C5A9850156A700019AAC94A958C7855AFFA092A9850156A400AA1800008A
+:2061A200C4853FFFABCAAACBF6AAE61E22762ED00002951E1A760102E51E1F767003BF56CA
+:2061C2003D011F76BF010E1A0100BE86060006FE00021F767B03221E0ED094C40CD094C5F3
+:2061E200A606A80EA958A0CC00804396A0CC00404296A0CC00204196A018FF1F467EA70647
+:206202004597447F439209ECA092805206671F767303028A4692949601D8429209ECA09235
+:20622200805206671F767303028A4592949601D8419209ECA092805206671F767303028ADC
+:20624200449294961F76BF010F1A010086FE06001B76F0FF0500BDA8BDA0BDC2BDC3BDAB85
+:2062620000E2BD0003E2BD0003E2BD0103E2BD0203E2BD0330E6000602FE69FF4229165694
+:206282001F7633003292419623760001267600011F76330032921F763300322B1F763300E9
+:2062A2002128FFFF1029008F006169FF4076A4AE1F76800102020C1E1F76330001BE21927E
+:2062C200A9931F763300D7FF0191A9CCFFFEA6CB019197FFA9CB2197103B1F763300419233
+:2062E200329682FEAFE2BE03AFE2BE02AFE2BE01AFE2BE0080E2BE00BE87BEC5BEC4BE8367
+:20630200BE8A0300F1FF177602761B76F0FFBDA0BDC2BDC3BDAB00E2BD0003E2BD0003E2D1
+:20632200BD0103E2BD0203E2BD0330E6000602FE422916561F763300329241962376000164
+:20634200267600011F76330032921F763300322B1F7633002128FFFF102901021F7680018C
+:20636200061E1F7670033C0A1F76330001BE2192A993D7FF1F7633000191A9CCFFFEA6CB20
+:20638200019197FFA9CB2197103B1F7633004192329682FEAFE2BE03AFE2BE02AFE2BE0186
+:2063A200AFE2BE0080E2BE00BE87BEC5BEC4BE83F1FF177602761B76F0FF00E2BD0030E6B7
+:2063C20000064229165680E2BE00F1FF177602761B76F0FF00E2BD0030E6000642291656B7
+:2063E20080E2BE00F1FF1776027622761F762C0035CCF8FF01501F762C0035961F762C0097
+:206402003418FCFF1F762C003418F7FF1F762C00341A04001F762C00201A60001F762C0001
+:20642200201A1C001F762C00201A03001F762C00201A00301F762C00201A000E1F762C0011
+:20644200201A80011F762C00211A40001F762C00201A00401F762C00201A00801F762C00CC
+:20646200211A03001F762C002C1A60001F762C002C1A1C001F762C002C1A03001F762C0087
+:206482002C1A00301F762C002C1A000E1F762C002C1A80011F762C002D1A40001F762C00DE
+:2064A2002C1A00401F762C002C1A00801F762C002D1A03001F762C002E1A60001F762C0098
+:2064C2002E1A1C001F762C002E1A03001F762C002E1A00301F762C002E1A000E1F762C0039
+:2064E2002E1A80011F762C002F1A40001F762C002E1A00401F762C002E1A00801F762C00F4
+:206502002F1A03001F762C00381A07001F762C00381A38001A7669FF4076D4B007F6007722
+:2065220069FF060022761F76BE01181A03001F76BE01181A0C001F76BE01181A30001F76ED
+:20654200BE01181AC0001F76BE01181A00031F76BE01181A000C1F76BE01181A00301F7622
+:20656200BE01181A00C01F76BE01191A03001F76BE01191A0C001F76BE01191A30001F76FF
+:20658200BE01191AC0001F76BE01191A00031F76BE01191A000C1F76BE01191A00301F76DE
+:2065A200BE01191A00C01F76BE01141A03001F76BE01141A0C001F76BE01141A30001F76CD
+:2065C200BE01141AC0001F76BE01141A00031F76BE01141A000C1F76BE01141A00301F76B2
+:2065E200BE01141A00C01F76BE01151A03001F76BE01151A0C001F76BE01151A30001F768F
+:20660200BE01151AC0001F76BE01151A00031F76BE01151A000C1F76BE01151A00301F766D
+:20662200BE01151A00C069FF4076D4B0060022761F76BE01261A03001F76BE01261A0C0033
+:206642001F76BE01261A30001F76BE01261AC0001F76BE01261A00031F76BE01261A000CE9
+:206662001F76BE01261A00301F76BE01261A00C01F76BE01271A03001F76BE01271A0C00C7
+:206682001F76BE01271A30001F76BE01271AC0001F76BE01271A00031F76BE01271A000CA5
+:2066A2001F76BE01271A00301F76BE01271A00C01F76BE01171A03001F76BE01171A0C00A5
+:2066C2001F76BE01171A30001F76BE01171AC0001F76BE01171A00031F76BE01171A000CA5
+:2066E2001F76BE01171A00301F76BE01171A00C01F76BE01281A03001F76BE01281A0C0063
+:206702001F76BE01281A30001F76BE01281AC0001F76BE01281A00031F76BE01281A000C20
+:206722001F76BE01281A00301F76BE01281A00C01F76BE01161A00C01F76BE01091A00C0C0
+:206742001F76BE01091A00301F76BE01091A000C1F76BE01161A30001F76BE01161AC00015
+:206762001F76BE01161A00301F76BE01161A00031F76BE01161A000C1F76BE01091A0003D2
+:206782001A7669FF06004076A1B1049A029B4076A9B1407638B206001F76C00121920F9058
+:2067A200045212ED1F76C00111CC8001C6FF02520BED22761F76C001BF5625551F76C001EA
+:2067C200BF5625AA1A76060022761F76C001BF5629681A7669FF0600BDAAA980A8881F7656
+:2067E200C001114302EF25761F76C00111CC800107EC22761F76C00111187FFE1A76227693
+:206802001F76C001111A4000A7921F76C0010F9021CDF0FF1F76C001A8CA21961A76A79262
+:2068220003ED01D2026FA75AA92880C3A828C901AC1E0556A200A2A94076A1B11F76C00103
+:206842001140FDEF22761F76C0011118BFFF1A76A693015303EC02530EED22761F76C001DA
+:20686200A69211CD7FFE03901F76C00186FFA8CA11961A76A6930AED013BA9AAAC281E00BB
+:2068820040FF2256A20741FFA986A69301530AED013BA9AAAC281E0040FF2256A20741FF82
+:2068A200A986A693025309EDA9AAAC281F00013B2256A20740FFA986A79218EDA692035247
+:2068C20015ED22761F76C00111CC7FFE1F76C001A91A0001119669FF20FFDA054076BFBA16
+:2068E2001F76C001111A80011A761F76760336AABE8669FF060002FE22761F76C001BF5661
+:206902001A011F76C0011B2B1F76C0011A9203ED0102066F1F76C00103561A01A90E421E73
+:206922001F76760369FF3606C000ABB91F7676033A1E1F76C0011B9203ED0102066F1F7619
+:20694200C00103561B01A90E421E1F7676033606C000ABB91F767603381E1F762C0035CC54
+:20696200F8FF01501F762C0035961F762C00341A04001F762C003418F7FF1F76C0011C1A9F
+:206982000800787680001F76C0011C1A10001F76C0011C1A00041F76C0011C1A00081F762A
+:2069A200C0011C1A20001F76C0011C1A00011F76C0011C1A00101F76C0011C1A00201F7654
+:2069C200C0011C1A00401F76C0011C1A00801F76C0011C18FBFF1F76C0011D1A01001F76CB
+:2069E200C0011D1A02001F76C0011D1A04001F76C0011D1A08001F76C0011D1A10001F7643
+:206A0200C0011D1A20001F76C0011C1A04001F76C0011D1A00041F76C0011D1A00081F7611
+:206A2200C0011D1A00101F76C0011D1A00201F76C0011D1A00011F76C0011D1A00021F76ED
+:206A4200C0011D1A00401F76C0011D1A00801F76C001201A00011F76C001201A00021F7637
+:206A6200C001201A00041F76C001201A00081F76C001201A00101F76C001201A00201A769D
+:206A820082FE69FF060002FE22761F762B002028FFFF1F762B002128FFFF1F762B00222857
+:206AA200FFFF1F762B002328FFFF1F762B002428FFFF1F762B002528FFFF1F762B002628AA
+:206AC200FFFF1F762B002728FFFF1A761F76FFCF389241961F76FFCF399241961F76FFCFAD
+:206AE2003A9241961F76FFCF3B9241961F76FFCF3C9241961F76FFCF3D9241961F76FFCF76
+:206B02003E9241961F76FFCF3F9241961F762B002F92019001F082FE69FF0600005206ED8B
+:206B22001F76BF01041A4000056F1F76BF01021A40000600005206ED1F76BF01041A0001BC
+:206B4200056F1F76BF01021A00010600009A40764BB31E024076BFBA019A407657B31E022F
+:206B62004076BFBA009A407657B31E024076BFBA0600407657B3019A40764BB3009A4076D6
+:206B82004BB3407657B31E024076BFBA0600BDB2BDAABDA20EFEA98600D0A088A659A49243
+:206BA2000252E3FF1601A9AAB456A001A9AA56FFAC1EA59205640452B456A101026400D539
+:206BC200A2ABA59200B6A7544B7F0B650A02421EA9AAC000ABB9A9864B0AA5924B54F762AE
+:206BE200A9AA0B65A692019CA9880A02421EA9AAC000ABB9A986F762A2ABA092A694A98875
+:206C0200B156A601A692A594A9884B2BA692FC9C4B54E2FFD200A592B456A500A52D019A37
+:206C220066FFA9880152B156A600C076E80342C3A9AAC000ABB9441EC076E803A9AA42C344
+:206C4200C000BAB964B642C3C000ABB9461E6402421EA9AAC000BAB90AB642C3C000ABB923
+:206C6200481E0A02421EA9AAC000BAB94A1E48064A074607440704ED00BEA65DA558A19239
+:206C82001EEC039A4B961B65013BAD800356A9018ADF0156A700C70612ED4B93A592A8543A
+:206CA2000EEC4B92AD800356A9018ADF0156A7000F02C71E4B92FF9C4B96E762A09220EC8E
+:206CC200019A04524B961C63013BAD5D0356A9018ADD0156A5000F02C50F09EC4B920352A9
+:206CE20006EC019C04524B96F0640A6F4B92AD5D0356A9018ADD0156A5000A02C51E009A29
+:206D020004524B962B63AD5D013B8ADD0356A901A5800156A700408FC0DE4B27A9A0C707E3
+:206D2200AD80A9838ADFC585A9830356AB010156A700C7A04B2D019A66FFA6CE0BEC4B92EF
+:206D4200AD5D0356A9018ADD0156A50080020156C5004B0A4B920452D764013B035648087B
+:206D6200A9855AFF4A064E1EAA1800004E92FF904E964D2B4E92ABCA4E964D92AC2818003D
+:206D8200AACA4D964606FF90009B3FFFA9274E92ABCAA8274E964D92ABCA4D9644063B56FC
+:206DA200A9274E92ABCAA8274E964D92ABCA4D964E064E1E0E6FA592FF9CA95D0A02421E41
+:206DC200A9AAC000ABB9A9864B0AEFFF21FF4EAAA492013B008FD0DEA9850156A400C45BB9
+:206DE200009A04524B963163A39210522E6200D1A192085210634E920190A988013B4E0602
+:206E020040FF4E1EA692407676B3A192019C0852A959F264A35A00D1A19206520D63A2922F
+:206E22000190A293B0FFA85A407676B3A192019C0652A959F564A392019CA95B407663B3D5
+:206E42004B0A4B920452D1648EFEBE82BE86BE8B06001F767B032A92019CA988A6BD120FF3
+:206E62000077007700771F767B038BE600002A9612E8D01F14AD21641F767B032A2B1F763B
+:206E82007B032B0A1F767B032B920A5204ED1F767B032B2B1F767B032B3457041F767B03D7
+:206EA20028961F767B03240603EC0002036F000201191F767B03241E06001B76F0FF050076
+:206EC200BDA8BDA0BDC2BDC3BDAB00E2BD0003E2BD0003E2BD0103E2BD0203E2BD0330E644
+:206EE200000669FF4229165600D1008F1027227601021F7676030156280023763911102970
+:206F02001A761F765E03000A1F765E030092145208681F765E03002B1F765E03BF56010153
+:206F22001F767B03179207520FEC05520DEC025206EC1F76BF010F1A00040A6F1F76BF0159
+:206F42000F1A0040056F1F76BF01061A00021F767B03010222071F767B03A61E221EA9A834
+:206F6200A60F04671F767B0322A81F767B032C0A1F767B032C920A5204641F767B032C2BCA
+:206F820000D01F767B03A09229541267408FA2DC1F767B0395922C540565019AA02D66FFA6
+:206FA200A17201D81F767B03A0922954F0681F767B032D0A1F767B032D92025204691F7657
+:206FC2007B032D2B1F76730302837FD01F767B032092959301910190A8CA63EDA9A81F7642
+:206FE2007B03220F38691F767B032D920BED1F767303028A013B01D569FFC48500D4407691
+:2070020084B31F767B032D9201520BED1F767303028A013B01D569FFCC8501D4407684B3F6
+:207022001F767303028A00D569FFD492A1CE02D4A90E407684B31F767B032D92025260EDB8
+:207042001F767303028A013B00D5DC8503D4407684B3566F1F767B032D9207ED00D400D52D
+:2070620069FF0002407684B31F767B032D92015207ED00D501D469FF0002407684B300D5C8
+:2070820002D469FF0002407684B31F767B032D92025236ED00D503D40002407684B3306F3E
+:2070A20069FF4076E6B41F767B032D9209ED013B1F767B0300D404D52885407684B31F7623
+:2070C2007B032D92015209ED013B1F767B0301D404D52885407684B31F767B0300D502D4D3
+:2070E2002406407684B31F767B032D92025208ED1F767B0300D503D42406407684B31F76F1
+:207102007303028A7FD0944F03EE407689B1AFE2BE03AFE2BE02AFE2BE01AFE2BE0080E2B4
+:20712200BE00BE87BEC5BEC4BE83BE8A0300F1FF17760276BD3ABDB2BDAABDA202FE01296E
+:20714200A9BF120F58FF5B61A85C7F91A8088000421EA493D6FFA85CA9BF160F6761A85D83
+:207162007F91A8088000A859A958A593D6FFA85DA493A571A8180001A697A418FF00A518F6
+:20718200FF007FDCA492A59EA7964D64A90801FF3E62A193A09236FFA859A958420635FFC2
+:2071A2000EF6A11FA95BA3010AF6A11F2D56A204A32DA03640FF0BF6A11F33FF009B30FFD6
+:2071C20054FFA20CA39540FFA70801001FF677FF200940FFA70801001FF677FF5AFFA792C5
+:2071E2002265A90801FF1363A9A946FF7F91A85BA95AA625A79596FFA20CA395A9BD120F29
+:2072020082FEBE82BE86BE8BBE8E0600009B57FFA8087FFF5AFFA693F260A8280080AA715F
+:20722200AB92ED6F20FF0000EA6F5AFFA493A818000196FFA85CA9A9A8087FFFA81C00808D
+:20724200A4CBDD6FA71EA70610EC8458A592A0F28076C0DDA092FF90A958A592C7FF967006
+:20726200A95D81DFA706F2EDA59206005AFF00B6A9A9A70F2569A7920190A9580129A4C4DB
+:20728200A70640FF0156A600C693A09204EDA892C7FFA92DA092015204EDA8CCFF00A92DF2
+:2072A200A593AC58A0F38076C0DDA092D7FFFF90A9589671A85D01DFA9A9A70FDD66A59264
+:2072C2000600A927BF76FFFF00B6A7543D65013BA792A483A9850156A500C592FF90A6F20C
+:2072E200009A08521063A693019105EDA693B0FFA888066FA693B0FFA81C01A0A888019CC1
+:207302000852F264013BA792A483A9850156A500C592C7FFA6F2009A08521063A69301910E
+:2073220005EDA693B0FFA888066FA693B0FFA81C01A0A888019C0852F264A792019CA98003
+:20734200AB92A754C562A69206001F76C001201A00104076D4B022761F762C003518F8FF17
+:207362001F762C00341A03001F762C003418F7FF1F762C003418FBFF1F762C002ECC9FFF96
+:207382001F762C0020502E961F762C002ECCE3FF1F762C0008502E961F762C002ECCFCFFC6
+:2073A2001F762C0001502E961F762C002ECCFFCF1F762C00A91A00102E961F762C002ECC59
+:2073C200FFF11F762C00A91A00062E961F762C002E187FFE1F762C002F18BFFF1F762C0062
+:2073E2002E18FFBF1F762C002E18FF7F1F762C002F1A03001A7607F6007769FF06002276EB
+:207402001F76BE011618FCFF1F76BE011818FCFF1F76BE011A1A01001F76BE011B1A01005B
+:207422001A7669FF0600BDB2BDAAA986012900D1A9AA40FFA986A10F086910024076BFBA29
+:2074420001D9A9AAA10FFA66BE86BE8B0600005206ED1F76BF010D1A0010056F1F76BF01C0
+:207462000B1A00100600009A19520463019C1952FE640600BDB2BDAAA95A1F76BF010D1A9E
+:20748200000801024076BFBA00D1A19210521E631F76BF010B1A008001024076BFBAA29269
+:2074A200CEFF4076E4B7A29280FFA95A01024076BFBA1F76BF010D1A008001024076BFBA96
+:2074C200A192019C1052A959E4641F76BF010B1A0008BE86BE8B0600A92802904076F7B752
+:2074E200060004FEA98A48C4013B1F7672033985AC1E42C24456A400C000ABB9013B1F763E
+:207502007203A983388542C2AC1E4456A400C000ABB9013B1F7672033981A503441E1F763C
+:207522007303028A7FD0944905EF1F7672033A85441E4492A918FF0F4496A91A0080407684
+:20754200F7B71F76720344923D9684FE0600008F000C1F7676031EA8AA28FFFFAB28FFFF30
+:207562001F76300002A91F763000062B1F763000072B1F763000041A10001F763000041AD6
+:20758200200000021F767603201E1F767603008F080C26A81F767603008F100C2EA81F76D8
+:2075A20030000AA91F76300012A91F7630000E2B1F7630000F2B1F763000162B1F7630009E
+:2075C200172B1F7630000C1A10001F763000141A10001F7630000C1A20001F763000141A6B
+:2075E20020001F767603281E1F767603301E060003E2E40003E2F40100E70800007788E63C
+:207602000000C48303E2D500C483F52BC483FD2BC483E51A1000C483E51A2000C483E51891
+:20762200FFFBC483E518FFF7C483E51A00400002D41E0600103B1F7633002018FEFF1F76B7
+:207642003300222B1F763300242B1F763300262B1F763300282B1F7633002A2B1F76330078
+:207662002C2B1F7633002E2B1F763300302B1F763300322B1F763300342B1F763300362BF8
+:207682001F763300382B1F763300232B1F763300252B1F763300272B1F763300292B1F76C4
+:2076A20033002B2B1F7633002D2B1F7633002F2B1F763300312B1F763300332B1F763300EB
+:2076C200352B1F763300372B1F763300392B69FF06001F763300201A01001F763300212870
+:2076E200FFFF102969FF0600AD28000469FF1F5616561A5610E6000240291F760000022930
+:207702001B762276A928C3BAA828000001091B61C076C3BA04290F6F009BA92401DF046C84
+:207722000429A82401DFA61EA1F78624A706A1810109A71EA92403635CFF043BA95901DF1B
+:207742000900ECFF1A76A928FFFFA828FFFF01090E61FF76FFFF066F01DFBDC3A71E673EDB
+:20776200BEC5A92401DFA82458FFF760407657BA407674BABDB203E2BD0403E2BD0503E211
+:20778200BD06CFE6010008D0AFE2F402AFE2F40510E7AA000ED112E39493AFE2C40014E39D
+:2077A200D4D40CD000E3948509E3E45EAFE29C0240E79231007710E7100094069C1E03E249
+:2077C200940008D0F406941E03E2F401AFE2BE06AFE2BE05AFE2BE04BE8B06000229042912
+:2077E2005F565AFF42065F56421E00021FF617564200AB06325602292076022904295F564F
+:207802005AFF420656FF421E00021FF6175642003256022920765AFF00021FF617564200E2
+:20782200A9A920765AFF00021FF6175642002076A85CA971A697013BA98556FFA95DA48560
+:2078420056FFA95CA5920FF6A41FA64F026C5CFF2076A696A85C013BA98556FFA95DA4854B
+:2078620056FFA95CA5920FF6A41FA64F026C5DFFA89220765AFFAB92A4C5A48E07ECFF9C5F
+:20788200A988859287960E00FEFFAB92A988A9A9A60F10ECAA930EECA9A9FF9DA85CBF76A7
+:2078A200FEFF859287960E00FEFF859287960C00F8FFA08A0600A0E514AD0962A0E51F7658
+:2078C200700314AD90E5B4563F01156F4FE803C092E601008CB5050000E7CA00007700E767
+:2078E2008A000077CFE812F0007700E75100007700E740000600208F00001F767B0330A8DF
+:207902001F767B03208F00F032A81F767B0330061F767B03341E1F767B03362B1F767B03A4
+:207922003006046FA98AC42B01091F767B03320FFA680600A928FFFFAA28FFFFAB28FFFF44
+:20794200A828FFFFAB0F04ED00D400BE0B6FA927A928FFFFA92FA4A9C488A928FFFF0209B6
+:20796200A98AA692407626AB06000077006F1F767603BDB23EC5A959673E1F767C0302C525
+:20798200A70603ECA192673E1F767C03000603ECA71E673E407672BABE8B060022761F76A0
+:2079A200C0011C1A080069FF787680001A761F76C401BF5618E0028FE64969FFA9A84076CA
+:2079C200BFBA0600408F00C0008F000D2276009A8052066385C484C2019C8052FC641A76A0
+:2079E20069FF06001F7676033CA806001F7676033EA8060006001F765D033D961F765D0362
+:0C7A02003C9706000119C356FFFF060068
+:207A0E002B0000003CC122761F762A00001A01001F762A0006CCFFF0A91A00051F762A00B7
+:207A2E0006961F762A0006CCF0FF05501F762A0006961F762A0007CCE0FF08501F762A00E4
+:1C7A4E0007961F762A00041AFF011F762A00051AFF011A7607F6007769FF060052
+:207A6A001101000000C0AA950000AA950000AA950000AA950000AA950000AA950000AA9571
+:207A8A000000AA950000AA950000AA950000AA950000AA950000AA950000398D0000468DC9
+:207AAA000000538D0000608D0000BE950000788D0000838D00008E8D0000998D0000A48D15
+:207ACA000000AF8D0000BA8D0000C58D0000D08D0000DB8D0000E68D0000F18D0000FC8D88
+:207AEA000000078E0000128E0000338E0000BE950000548E0000758E0000948E0000B58EE9
+:207B0A000000D88E0000F98E00001A8F00003B8F00005C8F00007F8F0000A08F0000BE9580
+:207B2A000000BE950000C18F0000E28F00000590000028900000499000006A900000BE95B4
+:207B4A000000BE9500008D900000AE900000D1900000F29000001391000034910000BE95CE
+:207B6A000000BE9500005591000076910000BE950000BE950000BE950000BE950000BE951C
+:207B8A000000BE95000099910000BA910000DD910000FE9100001F92000040920000BE9540
+:207BAA000000BE9500006392000084920000A5920000C6920000E792000008930000BE9567
+:207BCA000000BE9500002B9300004E930000BE950000BE9500006F93000090930000BE958B
+:207BEA000000BE950000B1930000D4930000F593000016940000379400005A9400007D9481
+:207C0A0000009E940000BE950000BE950000BE950000BE950000BE950000BE950000BE95E3
+:207C2A000000BE950000BE950000BE950000BE950000BE950000BE950000BE950000BE95A2
+:207C4A000000BE950000BF940000E0940000019500002295000043950000BE95000066958D
+:207C6A0000008795000000002C012C010F00160014000A003C00050007000A0007000A00DE
+:087C8A00070033000B000A00A3
+:207C92002800000068C18BA7000038A8000077A7000024A8000066A7000012A8000055A7C2
+:207CB2000000F9A7000036A70000E5A7000025A70000D9A7000007A70000C8A70000F6A6A4
+:187CD2000000B5A70000E5A60000A4A70000CEA60000B4A6000000009A
+:00000001FF

Bin/UKSSTMS320F28335.map

@@ -0,0 +1,34 @@
+********************************************************************************
+TMS320C2000 Hex Converter                                                 v5.2.7
+********************************************************************************
+
+INPUT FILE NAME: <D:\project28335\Balsam_165_2021_04_12\bin\UKSSTMS320F28335.out>
+OUTPUT FORMAT:   Binary
+
+PHYSICAL MEMORY PARAMETERS
+   Default data width   :  16
+   Default memory width :   8 (LS-->MS)
+   Default output width :   8
+
+BOOT LOADER PARAMETERS
+   Table Type:		  SERIAL PORT (SCI 8 bit Mode)
+   Entry Point:		  0x0000b931
+
+
+OUTPUT TRANSLATION MAP
+--------------------------------------------------------------------------------
+00000000..003fffff  Page=0  Memory Width=8  ROM Width=8
+--------------------------------------------------------------------------------
+   OUTPUT FILES: D:\project28335\Balsam_165_2021_04_12\bin\UKSSTMS320F28335.bin [b0..b7]
+
+   CONTENTS: 00000000..00007ce9   BOOT TABLE
+                           .cinit : dest=0000bac3  size=00000233  width=00000002
+                            .text : dest=00008000  size=00003ac3  width=00000002
+                         ramfuncs : dest=0000c13c  size=0000002b  width=00000002
+                          .econst : dest=0000c000  size=00000111  width=00000002
+                          .switch : dest=0000c168  size=00000028  width=00000002
+
+--------------------------------------------------------------------------------
+00000000..003fffff  Page=1  Memory Width=8  ROM Width=8  "*DEFAULT PAGE 1*"
+--------------------------------------------------------------------------------
+   NO CONTENTS

Debug.lkf

@@ -0,0 +1,31 @@
+-z -c -e_c_int00 -m"D:/project28335/Balsam_165_2021_04_12/UKSSTMS320F28335.map" -o"D:/project28335/Balsam_165_2021_04_12/bin/UKSSTMS320F28335.out" -stack0x3f0 -w -x -i"C:/CCStudio_v3.3/C2000/xdais/lib" -i"C:/CCStudio_v3.3/bios_5_31_02/packages/ti/bios/lib" -i"C:/CCStudio_v3.3/bios_5_31_02/packages/ti/rtdx/lib/c2000" -i"C:/Program Files/Texas Instruments/C2000 Code Generation Tools 5.2.15/lib" -l"rts2800_fpu32.lib"
+"D:\project28335\Balsam_165_2021_04_12\F28335.cmd"
+"D:\project28335\Balsam_165_2021_04_12\Source\External\v120\DSP2833x_headers\cmd\DSP2833x_Headers_nonBIOS.cmd"
+"D:\project28335\Balsam_165_2021_04_12\Debug\ADC.obj"
+"D:\project28335\Balsam_165_2021_04_12\Debug\bios.obj"
+"D:\project28335\Balsam_165_2021_04_12\Debug\cntrl_adr.obj"
+"D:\project28335\Balsam_165_2021_04_12\Debug\crc16.obj"
+"D:\project28335\Balsam_165_2021_04_12\Debug\DAC.obj"
+"D:\project28335\Balsam_165_2021_04_12\Debug\DSP2833x_Adc.obj"
+"D:\project28335\Balsam_165_2021_04_12\Debug\DSP2833x_ADC_cal.obj"
+"D:\project28335\Balsam_165_2021_04_12\Debug\DSP2833x_CpuTimers.obj"
+"D:\project28335\Balsam_165_2021_04_12\Debug\DSP2833x_GlobalVariableDefs.obj"
+"D:\project28335\Balsam_165_2021_04_12\Debug\DSP2833x_PieCtrl.obj"
+"D:\project28335\Balsam_165_2021_04_12\Debug\DSP2833x_SWPrioritizedDefaultIsr.obj"
+"D:\project28335\Balsam_165_2021_04_12\Debug\DSP2833x_SWPrioritizedPieVect.obj"
+"D:\project28335\Balsam_165_2021_04_12\Debug\DSP2833x_SysCtrl.obj"
+"D:\project28335\Balsam_165_2021_04_12\Debug\DSP2833x_usDelay.obj"
+"D:\project28335\Balsam_165_2021_04_12\Debug\DSP2833x_Xintf.obj"
+"D:\project28335\Balsam_165_2021_04_12\Debug\ecan.obj"
+"D:\project28335\Balsam_165_2021_04_12\Debug\filter_bat2.obj"
+"D:\project28335\Balsam_165_2021_04_12\Debug\kanal.obj"
+"D:\project28335\Balsam_165_2021_04_12\Debug\log_to_mem.obj"
+"D:\project28335\Balsam_165_2021_04_12\Debug\main.obj"
+"D:\project28335\Balsam_165_2021_04_12\Debug\measure.obj"
+"D:\project28335\Balsam_165_2021_04_12\Debug\message.obj"
+"D:\project28335\Balsam_165_2021_04_12\Debug\peripher.obj"
+"D:\project28335\Balsam_165_2021_04_12\Debug\pulto.obj"
+"D:\project28335\Balsam_165_2021_04_12\Debug\RS485.obj"
+"D:\project28335\Balsam_165_2021_04_12\Debug\spise2p.obj"
+"D:\project28335\Balsam_165_2021_04_12\Debug\tools.obj"
+"D:\project28335\Balsam_165_2021_04_12\Libraries\rts2800_fpu32.lib"

F28335.cmd

@@ -0,0 +1,206 @@
+/*
+// TI File $Revision: /main/10 $
+// Checkin $Date: July 9, 2008   13:43:56 $
+//###########################################################################
+//
+// FILE:	F28335.cmd
+//
+// TITLE:	Linker Command File For F28335 Device
+//
+//###########################################################################
+// $TI Release: DSP2833x/DSP2823x Header Files V1.20 $
+// $Release Date: August 1, 2008 $
+//###########################################################################
+*/
+
+/* ======================================================
+// For Code Composer Studio V2.2 and later
+// ---------------------------------------
+// In addition to this memory linker command file, 
+// add the header linker command file directly to the project. 
+// The header linker command file is required to link the
+// peripheral structures to the proper locations within 
+// the memory map.
+//
+// The header linker files are found in <base>\DSP2833x_Headers\cmd
+//   
+// For BIOS applications add:      DSP2833x_Headers_BIOS.cmd
+// For nonBIOS applications add:   DSP2833x_Headers_nonBIOS.cmd    
+========================================================= */
+
+/* ======================================================
+// For Code Composer Studio prior to V2.2
+// --------------------------------------
+// 1) Use one of the following -l statements to include the 
+// header linker command file in the project. The header linker
+// file is required to link the peripheral structures to the proper 
+// locations within the memory map                                    */
+
+/* Uncomment this line to include file only for non-BIOS applications */
+/* -l DSP2833x_Headers_nonBIOS.cmd */
+
+/* Uncomment this line to include file only for BIOS applications */
+/* -l DSP2833x_Headers_BIOS.cmd */
+
+/* 2) In your project add the path to <base>\DSP2833x_headers\cmd to the
+   library search path under project->build options, linker tab, 
+   library search path (-i).
+/*========================================================= */
+
+/* Define the memory block start/length for the F28335  
+   PAGE 0 will be used to organize program sections
+   PAGE 1 will be used to organize data sections
+
+    Notes: 
+          Memory blocks on F28335 are uniform (ie same
+          physical memory) in both PAGE 0 and PAGE 1.  
+          That is the same memory region should not be
+          defined for both PAGE 0 and PAGE 1.
+          Doing so will result in corruption of program 
+          and/or data. 
+          
+          L0/L1/L2 and L3 memory blocks are mirrored - that is
+          they can be accessed in high memory or low memory.
+          For simplicity only one instance is used in this
+          linker file. 
+          
+          Contiguous SARAM memory blocks can be combined 
+          if required to create a larger memory block. 
+ */
+
+
+MEMORY
+{
+PAGE 0:    /* Program Memory */
+           /* Memory (RAM/FLASH/OTP) blocks can be moved to PAGE1 for data allocation */
+
+   ZONE0       : origin = 0x004000, length = 0x001000     /* XINTF zone 0 */
+   RAML0       : origin = 0x008000, length = 0x004000     /* on-chip RAM block L0 */
+/*   RAML1       : origin = 0x009000, length = 0x001000     /* on-chip RAM block L1 */
+/*   RAML2       : origin = 0x00A000, length = 0x001000     /* on-chip RAM block L2 */
+//   RAML3       : origin = 0x00B000, length = 0x001000     /* on-chip RAM block L3 */
+   RAML4       : origin = 0x00C000, length = 0x001000     /* on-chip RAM block L1 */
+
+   ZONE6       : origin = 0x0100000, length = 0x100000    /* XINTF zone 6 */ 
+   FLASHH      : origin = 0x300000, length = 0x008000     /* on-chip FLASH */
+   FLASHG      : origin = 0x308000, length = 0x008000     /* on-chip FLASH */
+   FLASHF      : origin = 0x310000, length = 0x008000     /* on-chip FLASH */
+   FLASHE      : origin = 0x318000, length = 0x008000     /* on-chip FLASH */
+   FLASHD      : origin = 0x320000, length = 0x008000     /* on-chip FLASH */
+   FLASHC      : origin = 0x328000, length = 0x008000     /* on-chip FLASH */
+   FLASHA      : origin = 0x338000, length = 0x007F80     /* on-chip FLASH */
+   CSM_RSVD    : origin = 0x33FF80, length = 0x000076     /* Part of FLASHA.  Program with all 0x0000 when CSM is in use. */
+   BEGIN       : origin = 0x33FFF6, length = 0x000002     /* Part of FLASHA.  Used for "boot to Flash" bootloader mode. */
+   CSM_PWL     : origin = 0x33FFF8, length = 0x000008     /* Part of FLASHA.  CSM password locations in FLASHA */
+   OTP         : origin = 0x380400, length = 0x000400     /* on-chip OTP */
+   ADC_CAL     : origin = 0x380080, length = 0x000009     /* ADC_cal function in Reserved memory */
+   
+   IQTABLES    : origin = 0x3FE000, length = 0x000b50     /* IQ Math Tables in Boot ROM */
+   IQTABLES2   : origin = 0x3FEB50, length = 0x00008c     /* IQ Math Tables in Boot ROM */  
+   FPUTABLES   : origin = 0x3FEBDC, length = 0x0006A0     /* FPU Tables in Boot ROM */
+   ROM         : origin = 0x3FF27C, length = 0x000D44     /* Boot ROM */        
+   RESET       : origin = 0x3FFFC0, length = 0x000002     /* part of boot ROM  */
+   VECTORS     : origin = 0x3FFFC2, length = 0x00003E     /* part of boot ROM  */
+
+PAGE 1 :   /* Data Memory */
+           /* Memory (RAM/FLASH/OTP) blocks can be moved to PAGE0 for program allocation */
+           /* Registers remain on PAGE1                                                  */
+   
+   BOOT_RSVD   : origin = 0x000000, length = 0x000050     /* Part of M0, BOOT rom will use this for stack */
+   RAMM0       : origin = 0x000050, length = 0x0003B0     /* on-chip RAM block M0 */
+   RAMM1       : origin = 0x000400, length = 0x000400     /* on-chip RAM block M1 */
+   RAML5       : origin = 0x00D000, length = 0x003000     /* on-chip RAM block L1 */
+/*   RAML6       : origin = 0x00E000, length = 0x001000     /* on-chip RAM block L1 */
+/*   RAML7       : origin = 0x00F000, length = 0x001000     /* on-chip RAM block L1 */
+   ZONE7A      : origin = 0x0200000, length = 0x00FC00    /* XINTF zone 7 - program space */ 
+   ZONE7B      : origin = 0x20FC00, length = 0x000400     /* XINTF zone 7 - data space */
+   FLASHB      : origin = 0x330000, length = 0x008000     /* on-chip FLASH */
+}
+
+/* Allocate sections to memory blocks.
+   Note:
+         codestart user defined section in DSP28_CodeStartBranch.asm used to redirect code 
+                   execution when booting to flash
+         ramfuncs  user defined section to store functions that will be copied from Flash into RAM
+*/ 
+ 
+SECTIONS
+{
+ 
+   /* Allocate program areas: */
+   .cinit              : > RAML0      PAGE = 0
+   .pinit              : > RAML0      PAGE = 0
+   .text               : > RAML0      PAGE = 0
+   codestart           : > BEGIN       PAGE = 0
+   ramfuncs            : LOAD = RAML4, 
+                         RUN = RAML4, 
+                         LOAD_START(_RamfuncsLoadStart),
+                         LOAD_END(_RamfuncsLoadEnd),
+                         RUN_START(_RamfuncsRunStart),
+                         PAGE = 0
+
+   csmpasswds          : > CSM_PWL     PAGE = 0
+   csm_rsvd            : > CSM_RSVD    PAGE = 0
+   
+   /* Allocate uninitalized data sections: */
+   .stack              : > RAMM1       PAGE = 1
+   .ebss               : > RAML5       PAGE = 1
+   .esysmem            : > RAML0      PAGE = 0
+
+   .logg               : > ZONE7A      PAGE = 1
+
+   /* Initalized sections go in Flash */
+   /* For SDFlash to program these, they must be allocated to page 0 */
+   .econst             : > RAML4      PAGE = 0
+   .switch             : > RAML4      PAGE = 0      
+
+   /* Allocate IQ math areas: */
+   IQmath              : > FLASHC      PAGE = 0                  /* Math Code */
+   IQmathTables     : > IQTABLES,  PAGE = 0, TYPE = NOLOAD 
+   
+   /* Uncomment the section below if calling the IQNexp() or IQexp()
+      functions from the IQMath.lib library in order to utilize the 
+      relevant IQ Math table in Boot ROM (This saves space and Boot ROM 
+      is 1 wait-state). If this section is not uncommented, IQmathTables2
+      will be loaded into other memory (SARAM, Flash, etc.) and will take
+      up space, but 0 wait-state is possible.
+   */
+   /*
+   IQmathTables2    : > IQTABLES2, PAGE = 0, TYPE = NOLOAD 
+   {
+   
+              IQmath.lib<IQNexpTable.obj> (IQmathTablesRam)
+   
+   }
+   */
+   
+   FPUmathTables    : > FPUTABLES, PAGE = 0, TYPE = NOLOAD 
+         
+   /* Allocate DMA-accessible RAM sections: * /
+   DMARAML4         : > RAML4,     PAGE = 1
+   DMARAML5         : > RAML5,     PAGE = 1
+/*   DMARAML6         : > RAML6,     PAGE = 1
+   DMARAML7         : > RAML7,     PAGE = 1
+*/   
+   /* Allocate 0x400 of XINTF Zone 7 to storing data */
+   ZONE7DATA        : > ZONE7B,    PAGE = 1
+
+   /* .reset is a standard section used by the compiler.  It contains the */ 
+   /* the address of the start of _c_int00 for C Code.   /*
+   /* When using the boot ROM this section and the CPU vector */
+   /* table is not needed.  Thus the default type is set here to  */
+   /* DSECT  */ 
+   .reset              : > RESET,      PAGE = 0, TYPE = DSECT
+   vectors             : > VECTORS     PAGE = 0, TYPE = DSECT
+   
+   /* Allocate ADC_cal function (pre-programmed by factory into TI reserved memory) */
+   .adc_cal     : load = ADC_CAL,   PAGE = 0, TYPE = NOLOAD
+
+}
+
+/*
+//===========================================================================
+// End of file.
+//===========================================================================
+*/
+

Source/External/v120/DSP2833x_common/cmd/28332_RAM_lnk.cmd

@@ -0,0 +1,176 @@
+/*
+// TI File $Revision: /main/9 $
+// Checkin $Date: July 9, 2008   13:43:25 $
+//###########################################################################
+//
+// FILE:    28332_RAM_lnk.cmd
+//
+// TITLE:   Linker Command File For 28332 examples that run out of RAM
+//
+//          This ONLY includes all SARAM blocks on the 28332 device.
+//          This does not include flash or OTP. 
+//
+//          Keep in mind that L0 and L1 are protected by the code
+//          security module.
+//
+//          What this means is in most cases you will want to move to 
+//          another memory map file which has more memory defined.  
+//
+//###########################################################################
+// $TI Release: DSP2833x/DSP2823x Header Files V1.20 $
+// $Release Date: August 1, 2008 $
+//###########################################################################
+*/
+
+/* ======================================================
+// For Code Composer Studio V2.2 and later
+// ---------------------------------------
+// In addition to this memory linker command file, 
+// add the header linker command file directly to the project. 
+// The header linker command file is required to link the
+// peripheral structures to the proper locations within 
+// the memory map.
+//
+// The header linker files are found in <base>\DSP2833x_Headers\cmd
+//   
+// For BIOS applications add:      DSP2833x_Headers_BIOS.cmd
+// For nonBIOS applications add:   DSP2833x_Headers_nonBIOS.cmd    
+========================================================= */
+
+/* ======================================================
+// For Code Composer Studio prior to V2.2
+// --------------------------------------
+// 1) Use one of the following -l statements to include the 
+// header linker command file in the project. The header linker
+// file is required to link the peripheral structures to the proper 
+// locations within the memory map                                    */
+
+/* Uncomment this line to include file only for non-BIOS applications */
+/* -l DSP2833x_Headers_nonBIOS.cmd */
+
+/* Uncomment this line to include file only for BIOS applications */
+/* -l DSP2833x_Headers_BIOS.cmd */
+
+/* 2) In your project add the path to <base>\DSP2833x_headers\cmd to the
+   library search path under project->build options, linker tab, 
+   library search path (-i).
+/*========================================================= */
+
+/* Define the memory block start/length for the F28332  
+   PAGE 0 will be used to organize program sections
+   PAGE 1 will be used to organize data sections
+
+   Notes: 
+         Memory blocks on F28332 are uniform (ie same
+         physical memory) in both PAGE 0 and PAGE 1.  
+         That is the same memory region should not be
+         defined for both PAGE 0 and PAGE 1.
+         Doing so will result in corruption of program 
+         and/or data. 
+         
+         L0/L1/L2 and L3 memory blocks are mirrored - that is
+         they can be accessed in high memory or low memory.
+         For simplicity only one instance is used in this
+         linker file. 
+         
+         Contiguous SARAM memory blocks can be combined 
+         if required to create a larger memory block. 
+*/
+
+
+MEMORY
+{
+PAGE 0 :
+   /* BEGIN is used for the "boot to SARAM" bootloader mode      */
+   /* BOOT_RSVD is used by the boot ROM for stack.               */
+   /* This section is only reserved to keep the BOOT ROM from    */
+   /* corrupting this area during the debug process              */
+   
+   BEGIN      : origin = 0x000000, length = 0x000002     /* Boot to M0 will go here                      */
+   BOOT_RSVD  : origin = 0x000002, length = 0x00004E     /* Part of M0, BOOT rom will use this for stack */               
+   RAMM0      : origin = 0x000050, length = 0x0003B0
+
+   RAML0      : origin = 0x008000, length = 0x001000    
+   RAML1      : origin = 0x009000, length = 0x001000    
+   RAML2      : origin = 0x00A000, length = 0x001000    
+   RAML3      : origin = 0x00B000, length = 0x001000   
+   ZONE7A     : origin = 0x200000, length = 0x00FC00     /* XINTF zone 7 - program space */ 
+   CSM_RSVD   : origin = 0x33FF80, length = 0x000076     /* Part of FLASHA.  Program with all 0x0000 when CSM is in use. */
+   CSM_PWL    : origin = 0x33FFF8, length = 0x000008     /* Part of FLASHA.  CSM password locations in FLASHA            */
+   ADC_CAL    : origin = 0x380080, length = 0x000009
+   RESET      : origin = 0x3FFFC0, length = 0x000002   
+   IQTABLES   : origin = 0x3FE000, length = 0x000b50
+   IQTABLES2  : origin = 0x3FEB50, length = 0x00008c
+   FPUTABLES  : origin = 0x3FEBDC, length = 0x0006A0
+   BOOTROM    : origin = 0x3FF27C, length = 0x000D44  
+
+   
+
+         
+PAGE 1 : 
+   RAMM1      : origin = 0x000400, length = 0x000400     /* on-chip RAM block M1 */
+   RAML4      : origin = 0x00C000, length = 0x001000    
+   RAML5      : origin = 0x00D000, length = 0x001000    
+   ZONE7B     : origin = 0x20FC00, length = 0x000400     /* XINTF zone 7 - data space */
+}
+ 
+ 
+SECTIONS
+{
+   /* Setup for "boot to SARAM" mode: 
+      The codestart section (found in DSP28_CodeStartBranch.asm)
+      re-directs execution to the start of user code.  */
+   codestart        : > BEGIN,     PAGE = 0
+   ramfuncs         : > RAML0,     PAGE = 0  
+   .text            : > RAML1,     PAGE = 0
+   .cinit           : > RAML0,     PAGE = 0
+   .pinit           : > RAML0,     PAGE = 0
+   .switch          : > RAML0,     PAGE = 0
+   
+   .stack           : > RAMM1,     PAGE = 1
+   .ebss            : > RAML4,     PAGE = 1
+   .econst          : > RAML5,     PAGE = 1      
+   .esysmem         : > RAMM1,     PAGE = 1
+
+   IQmath           : > RAML1,     PAGE = 0
+   IQmathTables     : > IQTABLES,  PAGE = 0, TYPE = NOLOAD 
+   
+   /* Uncomment the section below if calling the IQNexp() or IQexp()
+      functions from the IQMath.lib library in order to utilize the 
+      relevant IQ Math table in Boot ROM (This saves space and Boot ROM 
+      is 1 wait-state). If this section is not uncommented, IQmathTables2
+      will be loaded into other memory (SARAM, Flash, etc.) and will take
+      up space, but 0 wait-state is possible.
+   */
+   /*
+   IQmathTables2    : > IQTABLES2, PAGE = 0, TYPE = NOLOAD 
+   {
+   
+              IQmath.lib<IQNexpTable.obj> (IQmathTablesRam)
+   
+   }
+   */
+   
+   FPUmathTables    : > FPUTABLES, PAGE = 0, TYPE = NOLOAD 
+   
+   DMARAML4         : > RAML4,     PAGE = 1
+   DMARAML5         : > RAML5,     PAGE = 1
+   
+   ZONE7DATA        : > ZONE7B,    PAGE = 1   
+
+
+   .reset           : > RESET,     PAGE = 0, TYPE = DSECT /* not used                    */
+   csm_rsvd         : > CSM_RSVD   PAGE = 0, TYPE = DSECT /* not used for SARAM examples */
+   csmpasswds       : > CSM_PWL    PAGE = 0, TYPE = DSECT /* not used for SARAM examples */
+   
+   /* Allocate ADC_cal function (pre-programmed by factory into TI reserved memory) */
+   .adc_cal     : load = ADC_CAL,   PAGE = 0, TYPE = NOLOAD
+
+     
+}
+
+/*
+//===========================================================================
+// End of file.
+//===========================================================================
+*/

Source/External/v120/DSP2833x_common/cmd/28334_RAM_lnk.cmd

@@ -0,0 +1,178 @@
+/*
+// TI File $Revision: /main/8 $
+// Checkin $Date: July 9, 2008   13:43:30 $
+//###########################################################################
+//
+// FILE:    28334_RAM_lnk.cmd
+//
+// TITLE:   Linker Command File For 28334 examples that run out of RAM
+//
+//          This ONLY includes all SARAM blocks on the 28334 device.
+//          This does not include flash or OTP. 
+//
+//          Keep in mind that L0 and L1 are protected by the code
+//          security module.
+//
+//          What this means is in most cases you will want to move to 
+//          another memory map file which has more memory defined.  
+//
+//###########################################################################
+// $TI Release: DSP2833x/DSP2823x Header Files V1.20 $
+// $Release Date: August 1, 2008 $
+//###########################################################################
+*/
+
+/* ======================================================
+// For Code Composer Studio V2.2 and later
+// ---------------------------------------
+// In addition to this memory linker command file, 
+// add the header linker command file directly to the project. 
+// The header linker command file is required to link the
+// peripheral structures to the proper locations within 
+// the memory map.
+//
+// The header linker files are found in <base>\DSP2833x_Headers\cmd
+//   
+// For BIOS applications add:      DSP2833x_Headers_BIOS.cmd
+// For nonBIOS applications add:   DSP2833x_Headers_nonBIOS.cmd    
+========================================================= */
+
+/* ======================================================
+// For Code Composer Studio prior to V2.2
+// --------------------------------------
+// 1) Use one of the following -l statements to include the 
+// header linker command file in the project. The header linker
+// file is required to link the peripheral structures to the proper 
+// locations within the memory map                                    */
+
+/* Uncomment this line to include file only for non-BIOS applications */
+/* -l DSP2833x_Headers_nonBIOS.cmd */
+
+/* Uncomment this line to include file only for BIOS applications */
+/* -l DSP2833x_Headers_BIOS.cmd */
+
+/* 2) In your project add the path to <base>\DSP2833x_headers\cmd to the
+   library search path under project->build options, linker tab, 
+   library search path (-i).
+/*========================================================= */
+
+/* Define the memory block start/length for the F28334  
+   PAGE 0 will be used to organize program sections
+   PAGE 1 will be used to organize data sections
+
+   Notes: 
+         Memory blocks on F28334 are uniform (ie same
+         physical memory) in both PAGE 0 and PAGE 1.  
+         That is the same memory region should not be
+         defined for both PAGE 0 and PAGE 1.
+         Doing so will result in corruption of program 
+         and/or data. 
+         
+         L0/L1/L2 and L3 memory blocks are mirrored - that is
+         they can be accessed in high memory or low memory.
+         For simplicity only one instance is used in this
+         linker file. 
+         
+         Contiguous SARAM memory blocks can be combined 
+         if required to create a larger memory block. 
+*/
+
+
+MEMORY
+{
+PAGE 0 :
+   /* BEGIN is used for the "boot to SARAM" bootloader mode      */
+   /* BOOT_RSVD is used by the boot ROM for stack.               */
+   /* This section is only reserved to keep the BOOT ROM from    */
+   /* corrupting this area during the debug process              */
+   
+   BEGIN      : origin = 0x000000, length = 0x000002     /* Boot to M0 will go here                      */
+   BOOT_RSVD  : origin = 0x000002, length = 0x00004E     /* Part of M0, BOOT rom will use this for stack */               
+   RAMM0      : origin = 0x000050, length = 0x0003B0
+
+   RAML0      : origin = 0x008000, length = 0x001000    
+   RAML1      : origin = 0x009000, length = 0x001000    
+   RAML2      : origin = 0x00A000, length = 0x001000    
+   RAML3      : origin = 0x00B000, length = 0x001000
+   ZONE7A     : origin = 0x200000, length = 0x00FC00     /* XINTF zone 7 - program space */ 
+   CSM_RSVD   : origin = 0x33FF80, length = 0x000076     /* Part of FLASHA.  Program with all 0x0000 when CSM is in use. */
+   CSM_PWL    : origin = 0x33FFF8, length = 0x000008     /* Part of FLASHA.  CSM password locations in FLASHA            */
+   ADC_CAL    : origin = 0x380080, length = 0x000009
+   RESET      : origin = 0x3FFFC0, length = 0x000002
+   IQTABLES   : origin = 0x3FE000, length = 0x000b50
+   IQTABLES2  : origin = 0x3FEB50, length = 0x00008c
+   FPUTABLES  : origin = 0x3FEBDC, length = 0x0006A0
+   BOOTROM    : origin = 0x3FF27C, length = 0x000D44  
+         
+
+         
+PAGE 1 : 
+   RAMM1      : origin = 0x000400, length = 0x000400     /* on-chip RAM block M1 */
+   RAML4      : origin = 0x00C000, length = 0x001000    
+   RAML5      : origin = 0x00D000, length = 0x001000    
+   RAML6      : origin = 0x00E000, length = 0x001000    
+   RAML7      : origin = 0x00F000, length = 0x001000   
+   ZONE7B     : origin = 0x20FC00, length = 0x000400     /* XINTF zone 7 - data space */
+}
+ 
+ 
+SECTIONS
+{
+   /* Setup for "boot to SARAM" mode: 
+      The codestart section (found in DSP28_CodeStartBranch.asm)
+      re-directs execution to the start of user code.  */
+   codestart        : > BEGIN,     PAGE = 0
+   ramfuncs         : > RAML0,     PAGE = 0  
+   .text            : > RAML1,     PAGE = 0
+   .cinit           : > RAML0,     PAGE = 0
+   .pinit           : > RAML0,     PAGE = 0
+   .switch          : > RAML0,     PAGE = 0
+   
+   .stack           : > RAMM1,     PAGE = 1
+   .ebss            : > RAML4,     PAGE = 1
+   .econst          : > RAML5,     PAGE = 1      
+   .esysmem         : > RAMM1,     PAGE = 1
+
+   IQmath           : > RAML1,     PAGE = 0
+   IQmathTables     : > IQTABLES,  PAGE = 0, TYPE = NOLOAD 
+   
+   /* Uncomment the section below if calling the IQNexp() or IQexp()
+      functions from the IQMath.lib library in order to utilize the 
+      relevant IQ Math table in Boot ROM (This saves space and Boot ROM 
+      is 1 wait-state). If this section is not uncommented, IQmathTables2
+      will be loaded into other memory (SARAM, Flash, etc.) and will take
+      up space, but 0 wait-state is possible.
+   */
+   /*
+   IQmathTables2    : > IQTABLES2, PAGE = 0, TYPE = NOLOAD 
+   {
+   
+              IQmath.lib<IQNexpTable.obj> (IQmathTablesRam)
+   
+   }
+   */
+   
+   FPUmathTables    : > FPUTABLES, PAGE = 0, TYPE = NOLOAD 
+   
+   DMARAML4         : > RAML4,     PAGE = 1
+   DMARAML5         : > RAML5,     PAGE = 1
+   DMARAML6         : > RAML6,     PAGE = 1
+   DMARAML7         : > RAML7,     PAGE = 1
+   
+   ZONE7DATA        : > ZONE7B,    PAGE = 1  
+   
+   .reset           : > RESET,     PAGE = 0, TYPE = DSECT /* not used                    */
+   csm_rsvd         : > CSM_RSVD   PAGE = 0, TYPE = DSECT /* not used for SARAM examples */
+   csmpasswds       : > CSM_PWL    PAGE = 0, TYPE = DSECT /* not used for SARAM examples */
+   
+   /* Allocate ADC_cal function (pre-programmed by factory into TI reserved memory) */
+   .adc_cal     : load = ADC_CAL,   PAGE = 0, TYPE = NOLOAD
+
+     
+}
+
+/*
+//===========================================================================
+// End of file.
+//===========================================================================
+*/

Source/External/v120/DSP2833x_common/cmd/28335_RAM_lnk.cmd

@@ -0,0 +1,176 @@
+/*
+// TI File $Revision: /main/10 $
+// Checkin $Date: July 9, 2008   13:43:36 $
+//###########################################################################
+//
+// FILE:    28335_RAM_lnk.cmd
+//
+// TITLE:   Linker Command File For 28335 examples that run out of RAM
+//
+//          This ONLY includes all SARAM blocks on the 28335 device.
+//          This does not include flash or OTP. 
+//
+//          Keep in mind that L0 and L1 are protected by the code
+//          security module.
+//
+//          What this means is in most cases you will want to move to 
+//          another memory map file which has more memory defined.  
+//
+//###########################################################################
+// $TI Release: DSP2833x/DSP2823x Header Files V1.20 $
+// $Release Date: August 1, 2008 $
+//###########################################################################
+*/
+
+/* ======================================================
+// For Code Composer Studio V2.2 and later
+// ---------------------------------------
+// In addition to this memory linker command file, 
+// add the header linker command file directly to the project. 
+// The header linker command file is required to link the
+// peripheral structures to the proper locations within 
+// the memory map.
+//
+// The header linker files are found in <base>\DSP2833x_Headers\cmd
+//   
+// For BIOS applications add:      DSP2833x_Headers_BIOS.cmd
+// For nonBIOS applications add:   DSP2833x_Headers_nonBIOS.cmd    
+========================================================= */
+
+/* ======================================================
+// For Code Composer Studio prior to V2.2
+// --------------------------------------
+// 1) Use one of the following -l statements to include the 
+// header linker command file in the project. The header linker
+// file is required to link the peripheral structures to the proper 
+// locations within the memory map                                    */
+
+/* Uncomment this line to include file only for non-BIOS applications */
+/* -l DSP2833x_Headers_nonBIOS.cmd */
+
+/* Uncomment this line to include file only for BIOS applications */
+/* -l DSP2833x_Headers_BIOS.cmd */
+
+/* 2) In your project add the path to <base>\DSP2833x_headers\cmd to the
+   library search path under project->build options, linker tab, 
+   library search path (-i).
+/*========================================================= */
+
+/* Define the memory block start/length for the F28335  
+   PAGE 0 will be used to organize program sections
+   PAGE 1 will be used to organize data sections
+
+   Notes: 
+         Memory blocks on F28335 are uniform (ie same
+         physical memory) in both PAGE 0 and PAGE 1.  
+         That is the same memory region should not be
+         defined for both PAGE 0 and PAGE 1.
+         Doing so will result in corruption of program 
+         and/or data. 
+         
+         L0/L1/L2 and L3 memory blocks are mirrored - that is
+         they can be accessed in high memory or low memory.
+         For simplicity only one instance is used in this
+         linker file. 
+         
+         Contiguous SARAM memory blocks can be combined 
+         if required to create a larger memory block. 
+*/
+
+
+MEMORY
+{
+PAGE 0 :
+   /* BEGIN is used for the "boot to SARAM" bootloader mode      */
+   /* BOOT_RSVD is used by the boot ROM for stack.               */
+   /* This section is only reserved to keep the BOOT ROM from    */
+   /* corrupting this area during the debug process              */
+   
+   BEGIN      : origin = 0x000000, length = 0x000002     /* Boot to M0 will go here                      */
+   BOOT_RSVD  : origin = 0x000002, length = 0x00004E     /* Part of M0, BOOT rom will use this for stack */               
+   RAMM0      : origin = 0x000050, length = 0x0003B0
+
+   RAML0      : origin = 0x008000, length = 0x001000    
+   RAML1      : origin = 0x009000, length = 0x001000    
+   RAML2      : origin = 0x00A000, length = 0x001000    
+   RAML3      : origin = 0x00B000, length = 0x001000 
+   ZONE7A     : origin = 0x200000, length = 0x00FC00    /* XINTF zone 7 - program space */ 
+   CSM_RSVD   : origin = 0x33FF80, length = 0x000076     /* Part of FLASHA.  Program with all 0x0000 when CSM is in use. */
+   CSM_PWL    : origin = 0x33FFF8, length = 0x000008     /* Part of FLASHA.  CSM password locations in FLASHA            */
+   ADC_CAL    : origin = 0x380080, length = 0x000009
+   RESET      : origin = 0x3FFFC0, length = 0x000002
+   IQTABLES   : origin = 0x3FE000, length = 0x000b50
+   IQTABLES2  : origin = 0x3FEB50, length = 0x00008c
+   FPUTABLES  : origin = 0x3FEBDC, length = 0x0006A0
+   BOOTROM    : origin = 0x3FF27C, length = 0x000D44               
+
+         
+PAGE 1 : 
+   RAMM1      : origin = 0x000400, length = 0x000400     /* on-chip RAM block M1 */
+   RAML4      : origin = 0x00C000, length = 0x001000    
+   RAML5      : origin = 0x00D000, length = 0x001000    
+   RAML6      : origin = 0x00E000, length = 0x001000    
+   RAML7      : origin = 0x00F000, length = 0x001000 
+   ZONE7B     : origin = 0x20FC00, length = 0x000400     /* XINTF zone 7 - data space */
+}
+ 
+ 
+SECTIONS
+{
+   /* Setup for "boot to SARAM" mode: 
+      The codestart section (found in DSP28_CodeStartBranch.asm)
+      re-directs execution to the start of user code.  */
+   codestart        : > BEGIN,     PAGE = 0
+   ramfuncs         : > RAML0,     PAGE = 0  
+   .text            : > RAML1,     PAGE = 0
+   .cinit           : > RAML0,     PAGE = 0
+   .pinit           : > RAML0,     PAGE = 0
+   .switch          : > RAML0,     PAGE = 0
+   
+   .stack           : > RAMM1,     PAGE = 1
+   .ebss            : > RAML4,     PAGE = 1
+   .econst          : > RAML5,     PAGE = 1      
+   .esysmem         : > RAMM1,     PAGE = 1
+
+   IQmath           : > RAML1,     PAGE = 0
+   IQmathTables     : > IQTABLES,  PAGE = 0, TYPE = NOLOAD 
+   
+   /* Uncomment the section below if calling the IQNexp() or IQexp()
+      functions from the IQMath.lib library in order to utilize the 
+      relevant IQ Math table in Boot ROM (This saves space and Boot ROM 
+      is 1 wait-state). If this section is not uncommented, IQmathTables2
+      will be loaded into other memory (SARAM, Flash, etc.) and will take
+      up space, but 0 wait-state is possible.
+   */
+   /*
+   IQmathTables2    : > IQTABLES2, PAGE = 0, TYPE = NOLOAD 
+   {
+   
+              IQmath.lib<IQNexpTable.obj> (IQmathTablesRam)
+   
+   }
+   */   
+
+   FPUmathTables    : > FPUTABLES, PAGE = 0, TYPE = NOLOAD 
+      
+   DMARAML4         : > RAML4,     PAGE = 1
+   DMARAML5         : > RAML5,     PAGE = 1
+   DMARAML6         : > RAML6,     PAGE = 1
+   DMARAML7         : > RAML7,     PAGE = 1
+   
+   ZONE7DATA        : > ZONE7B,    PAGE = 1  
+
+   .reset           : > RESET,     PAGE = 0, TYPE = DSECT /* not used                    */
+   csm_rsvd         : > CSM_RSVD   PAGE = 0, TYPE = DSECT /* not used for SARAM examples */
+   csmpasswds       : > CSM_PWL    PAGE = 0, TYPE = DSECT /* not used for SARAM examples */
+   
+   /* Allocate ADC_cal function (pre-programmed by factory into TI reserved memory) */
+   .adc_cal     : load = ADC_CAL,   PAGE = 0, TYPE = NOLOAD
+     
+}
+
+/*
+//===========================================================================
+// End of file.
+//===========================================================================
+*/

Source/External/v120/DSP2833x_common/cmd/F28332.cmd

@@ -0,0 +1,197 @@
+/*
+// TI File $Revision: /main/9 $
+// Checkin $Date: July 9, 2008   13:43:41 $
+//###########################################################################
+//
+// FILE:	F28332.cmd
+//
+// TITLE:	Linker Command File For F28332 Device
+//
+//###########################################################################
+// $TI Release: DSP2833x/DSP2823x Header Files V1.20 $
+// $Release Date: August 1, 2008 $
+//###########################################################################
+*/
+
+/* ======================================================
+// For Code Composer Studio V2.2 and later
+// ---------------------------------------
+// In addition to this memory linker command file, 
+// add the header linker command file directly to the project. 
+// The header linker command file is required to link the
+// peripheral structures to the proper locations within 
+// the memory map.
+//
+// The header linker files are found in <base>\DSP2833x_Headers\cmd
+//   
+// For BIOS applications add:      DSP2833x_Headers_BIOS.cmd
+// For nonBIOS applications add:   DSP2833x_Headers_nonBIOS.cmd    
+========================================================= */
+
+/* ======================================================
+// For Code Composer Studio prior to V2.2
+// --------------------------------------
+// 1) Use one of the following -l statements to include the 
+// header linker command file in the project. The header linker
+// file is required to link the peripheral structures to the proper 
+// locations within the memory map                                    */
+
+/* Uncomment this line to include file only for non-BIOS applications */
+/* -l DSP2833x_Headers_nonBIOS.cmd */
+
+/* Uncomment this line to include file only for BIOS applications */
+/* -l DSP2833x_Headers_BIOS.cmd */
+
+/* 2) In your project add the path to <base>\DSP2833x_headers\cmd to the
+   library search path under project->build options, linker tab, 
+   library search path (-i).
+/*========================================================= */
+
+/* Define the memory block start/length for the F28332  
+   PAGE 0 will be used to organize program sections
+   PAGE 1 will be used to organize data sections
+
+    Notes: 
+          Memory blocks on F28332 are uniform (ie same
+          physical memory) in both PAGE 0 and PAGE 1.  
+          That is the same memory region should not be
+          defined for both PAGE 0 and PAGE 1.
+          Doing so will result in corruption of program 
+          and/or data. 
+          
+          L0/L1/L2 and L3 memory blocks are mirrored - that is
+          they can be accessed in high memory or low memory.
+          For simplicity only one instance is used in this
+          linker file. 
+          
+          Contiguous SARAM memory blocks can be combined 
+          if required to create a larger memory block. 
+ */
+
+
+MEMORY
+{
+PAGE 0:    /* Program Memory */
+           /* Memory (RAM/FLASH/OTP) blocks can be moved to PAGE1 for data allocation */
+
+   ZONE0       : origin = 0x004000, length = 0x001000     /* XINTF zone 0 */
+   RAML0       : origin = 0x008000, length = 0x001000     /* on-chip RAM block L0 */
+   RAML1       : origin = 0x009000, length = 0x001000     /* on-chip RAM block L1 */
+   RAML2       : origin = 0x00A000, length = 0x001000     /* on-chip RAM block L2 */
+   RAML3       : origin = 0x00B000, length = 0x001000     /* on-chip RAM block L3 */
+   ZONE6       : origin = 0x100000, length = 0x100000     /* XINTF zone 6 */ 
+   ZONE7A      : origin = 0x200000, length = 0x00FC00     /* XINTF zone 7 - program space */ 
+   FLASHD      : origin = 0x330000, length = 0x004000     /* on-chip FLASH */
+   FLASHC      : origin = 0x334000, length = 0x004000     /* on-chip FLASH */
+   FLASHA      : origin = 0x33C000, length = 0x003F80     /* on-chip FLASH */
+   CSM_RSVD    : origin = 0x33FF80, length = 0x000076     /* Part of FLASHA.  Program with all 0x0000 when CSM is in use. */
+   BEGIN       : origin = 0x33FFF6, length = 0x000002     /* Part of FLASHA.  Used for "boot to Flash" bootloader mode. */
+   CSM_PWL     : origin = 0x33FFF8, length = 0x000008     /* Part of FLASHA.  CSM password locations in FLASHA */
+   OTP         : origin = 0x380400, length = 0x000400     /* on-chip OTP */
+   ADC_CAL     : origin = 0x380080, length = 0x000009     /* ADC_cal function in Reserved memory */
+   
+   IQTABLES    : origin = 0x3FE000, length = 0x000b50     /* IQ Math Tables in Boot ROM */
+   IQTABLES2   : origin = 0x3FEB50, length = 0x00008c     /* IQ Math Tables in Boot ROM */  
+   FPUTABLES   : origin = 0x3FEBDC, length = 0x0006A0     /* FPU Tables in Boot ROM */
+   ROM         : origin = 0x3FF27C, length = 0x000D44     /* Boot ROM */        
+   RESET       : origin = 0x3FFFC0, length = 0x000002     /* part of boot ROM  */
+   VECTORS     : origin = 0x3FFFC2, length = 0x00003E     /* part of boot ROM  */
+
+PAGE 1 :   /* Data Memory */
+           /* Memory (RAM/FLASH/OTP) blocks can be moved to PAGE0 for program allocation */
+           /* Registers remain on PAGE1                                                  */
+   
+   BOOT_RSVD   : origin = 0x000000, length = 0x000050     /* Part of M0, BOOT rom will use this for stack */
+   RAMM0       : origin = 0x000050, length = 0x0003B0     /* on-chip RAM block M0 */
+   RAMM1       : origin = 0x000400, length = 0x000400     /* on-chip RAM block M1 */
+   RAML4       : origin = 0x00C000, length = 0x001000     /* on-chip RAM block L1 */
+   RAML5       : origin = 0x00D000, length = 0x001000     /* on-chip RAM block L1 */
+   ZONE7B      : origin = 0x20FC00, length = 0x0000400    /* XINTF zone 7 - data space */
+   FLASHB      : origin = 0x338000, length = 0x004000     /* on-chip FLASH */
+   
+}
+
+/* Allocate sections to memory blocks.
+   Note:
+         codestart user defined section in DSP28_CodeStartBranch.asm used to redirect code 
+                   execution when booting to flash
+         ramfuncs  user defined section to store functions that will be copied from Flash into RAM
+*/ 
+ 
+SECTIONS
+{
+ 
+   /* Allocate program areas: */
+   .cinit              : > FLASHA      PAGE = 0
+   .pinit              : > FLASHA,     PAGE = 0
+   .text               : > FLASHA      PAGE = 0
+   codestart           : > BEGIN       PAGE = 0
+   ramfuncs            : LOAD = FLASHD, 
+                         RUN = RAML0, 
+                         LOAD_START(_RamfuncsLoadStart),
+                         LOAD_END(_RamfuncsLoadEnd),
+                         RUN_START(_RamfuncsRunStart),
+                         PAGE = 0
+
+   csmpasswds          : > CSM_PWL     PAGE = 0
+   csm_rsvd            : > CSM_RSVD    PAGE = 0
+   
+   /* Allocate uninitalized data sections: */
+   .stack              : > RAMM1       PAGE = 1
+   .ebss               : > RAML4       PAGE = 1
+   .esysmem            : > RAMM1       PAGE = 1
+
+   /* Initalized sections go in Flash */
+   /* For SDFlash to program these, they must be allocated to page 0 */
+   .econst             : > FLASHA      PAGE = 0
+   .switch             : > FLASHA      PAGE = 0      
+
+   /* Allocate IQ math areas: */
+   IQmath              : > FLASHC      PAGE = 0                  /* Math Code */
+   IQmathTables     : > IQTABLES,  PAGE = 0, TYPE = NOLOAD 
+   
+   /* Uncomment the section below if calling the IQNexp() or IQexp()
+      functions from the IQMath.lib library in order to utilize the 
+      relevant IQ Math table in Boot ROM (This saves space and Boot ROM 
+      is 1 wait-state). If this section is not uncommented, IQmathTables2
+      will be loaded into other memory (SARAM, Flash, etc.) and will take
+      up space, but 0 wait-state is possible.
+   */
+   /*
+   IQmathTables2    : > IQTABLES2, PAGE = 0, TYPE = NOLOAD 
+   {
+   
+              IQmath.lib<IQNexpTable.obj> (IQmathTablesRam)
+   
+   }
+   */
+   
+   FPUmathTables    : > FPUTABLES, PAGE = 0, TYPE = NOLOAD 
+   
+   /* Allocate DMA-accessible RAM sections: */
+   DMARAML4         : > RAML4,     PAGE = 1
+   DMARAML5         : > RAML5,     PAGE = 1
+   
+   /* Allocate 0x400 of XINTF Zone 7 to storing data */
+   ZONE7DATA        : > ZONE7B,    PAGE = 1
+
+   /* .reset is a standard section used by the compiler.  It contains the */ 
+   /* the address of the start of _c_int00 for C Code.   /*
+   /* When using the boot ROM this section and the CPU vector */
+   /* table is not needed.  Thus the default type is set here to  */
+   /* DSECT  */ 
+   .reset              : > RESET,      PAGE = 0, TYPE = DSECT
+   vectors             : > VECTORS     PAGE = 0, TYPE = DSECT
+   
+   /* Allocate ADC_cal function (pre-programmed by factory into TI reserved memory) */
+   .adc_cal     : load = ADC_CAL,   PAGE = 0, TYPE = NOLOAD
+
+
+}
+
+/*
+//===========================================================================
+// End of file.
+//===========================================================================
+*/
+

Source/External/v120/DSP2833x_common/cmd/F28334.cmd

@@ -0,0 +1,203 @@
+/*
+// TI File $Revision: /main/9 $
+// Checkin $Date: July 9, 2008   13:43:49 $
+//###########################################################################
+//
+// FILE:	F28334.cmd
+//
+// TITLE:	Linker Command File For F28334 Device
+//
+//###########################################################################
+// $TI Release: DSP2833x/DSP2823x Header Files V1.20 $
+// $Release Date: August 1, 2008 $
+//###########################################################################
+*/
+
+/* ======================================================
+// For Code Composer Studio V2.2 and later
+// ---------------------------------------
+// In addition to this memory linker command file, 
+// add the header linker command file directly to the project. 
+// The header linker command file is required to link the
+// peripheral structures to the proper locations within 
+// the memory map.
+//
+// The header linker files are found in <base>\DSP2833x_Headers\cmd
+//   
+// For BIOS applications add:      DSP2833x_Headers_BIOS.cmd
+// For nonBIOS applications add:   DSP2833x_Headers_nonBIOS.cmd    
+========================================================= */
+
+/* ======================================================
+// For Code Composer Studio prior to V2.2
+// --------------------------------------
+// 1) Use one of the following -l statements to include the 
+// header linker command file in the project. The header linker
+// file is required to link the peripheral structures to the proper 
+// locations within the memory map                                    */
+
+/* Uncomment this line to include file only for non-BIOS applications */
+/* -l DSP2833x_Headers_nonBIOS.cmd */
+
+/* Uncomment this line to include file only for BIOS applications */
+/* -l DSP2833x_Headers_BIOS.cmd */
+
+/* 2) In your project add the path to <base>\DSP2833x_headers\cmd to the
+   library search path under project->build options, linker tab, 
+   library search path (-i).
+/*========================================================= */
+
+/* Define the memory block start/length for the F28334  
+   PAGE 0 will be used to organize program sections
+   PAGE 1 will be used to organize data sections
+
+    Notes: 
+          Memory blocks on F28334 are uniform (ie same
+          physical memory) in both PAGE 0 and PAGE 1.  
+          That is the same memory region should not be
+          defined for both PAGE 0 and PAGE 1.
+          Doing so will result in corruption of program 
+          and/or data. 
+          
+          L0/L1/L2 and L3 memory blocks are mirrored - that is
+          they can be accessed in high memory or low memory.
+          For simplicity only one instance is used in this
+          linker file. 
+          
+          Contiguous SARAM memory blocks can be combined 
+          if required to create a larger memory block. 
+ */
+
+
+MEMORY
+{
+PAGE 0:    /* Program Memory */
+           /* Memory (RAM/FLASH/OTP) blocks can be moved to PAGE1 for data allocation */
+
+   ZONE0       : origin = 0x004000, length = 0x001000     /* XINTF zone 0 */
+   RAML0       : origin = 0x008000, length = 0x001000     /* on-chip RAM block L0 */
+   RAML1       : origin = 0x009000, length = 0x001000     /* on-chip RAM block L1 */
+   RAML2       : origin = 0x00A000, length = 0x001000     /* on-chip RAM block L2 */
+   RAML3       : origin = 0x00B000, length = 0x001000     /* on-chip RAM block L3 */
+   ZONE6       : origin = 0x100000, length = 0x0100000    /* XINTF zone 6 */ 
+   ZONE7A      : origin = 0x200000, length = 0x000FC00    /* XINTF zone 7 - program space */ 
+   FLASHH      : origin = 0x320000, length = 0x004000     /* on-chip FLASH */
+   FLASHG      : origin = 0x324000, length = 0x004000     /* on-chip FLASH */
+   FLASHF      : origin = 0x328000, length = 0x004000     /* on-chip FLASH */
+   FLASHE      : origin = 0x32C000, length = 0x004000     /* on-chip FLASH */
+   FLASHD      : origin = 0x330000, length = 0x004000     /* on-chip FLASH */
+   FLASHC      : origin = 0x334000, length = 0x004000     /* on-chip FLASH */
+   FLASHA      : origin = 0x33C000, length = 0x003F80     /* on-chip FLASH */
+   CSM_RSVD    : origin = 0x33FF80, length = 0x000076     /* Part of FLASHA.  Program with all 0x0000 when CSM is in use. */
+   BEGIN       : origin = 0x33FFF6, length = 0x000002     /* Part of FLASHA.  Used for "boot to Flash" bootloader mode. */
+   CSM_PWL     : origin = 0x33FFF8, length = 0x000008     /* Part of FLASHA.  CSM password locations in FLASHA */
+   OTP         : origin = 0x380400, length = 0x000400     /* on-chip OTP */
+   ADC_CAL     : origin = 0x380080, length = 0x000009     /* ADC_cal function in Reserved memory */
+   
+   IQTABLES    : origin = 0x3FE000, length = 0x000b50     /* IQ Math Tables in Boot ROM */
+   IQTABLES2   : origin = 0x3FEB50, length = 0x00008c     /* IQ Math Tables in Boot ROM */  
+   FPUTABLES   : origin = 0x3FEBDC, length = 0x0006A0     /* FPU Tables in Boot ROM */
+   ROM         : origin = 0x3FF27C, length = 0x000D44     /* Boot ROM */          
+   RESET       : origin = 0x3FFFC0, length = 0x000002     /* part of boot ROM  */
+   VECTORS     : origin = 0x3FFFC2, length = 0x00003E     /* part of boot ROM  */
+
+PAGE 1 :   /* Data Memory */
+           /* Memory (RAM/FLASH/OTP) blocks can be moved to PAGE0 for program allocation */
+           /* Registers remain on PAGE1                                                  */
+   
+   BOOT_RSVD   : origin = 0x000000, length = 0x000050     /* Part of M0, BOOT rom will use this for stack */
+   RAMM0       : origin = 0x000050, length = 0x0003B0     /* on-chip RAM block M0 */
+   RAMM1       : origin = 0x000400, length = 0x000400     /* on-chip RAM block M1 */
+   RAML4       : origin = 0x00C000, length = 0x001000     /* on-chip RAM block L1 */
+   RAML5       : origin = 0x00D000, length = 0x001000     /* on-chip RAM block L1 */
+   RAML6       : origin = 0x00E000, length = 0x001000     /* on-chip RAM block L1 */
+   RAML7       : origin = 0x00F000, length = 0x001000     /* on-chip RAM block L1 */
+   ZONE7B      : origin = 0x20FC00, length = 0x000400     /* XINTF zone 7 - data space */
+   FLASHB      : origin = 0x338000, length = 0x004000     /* on-chip FLASH */
+}
+
+/* Allocate sections to memory blocks.
+   Note:
+         codestart user defined section in DSP28_CodeStartBranch.asm used to redirect code 
+                   execution when booting to flash
+         ramfuncs  user defined section to store functions that will be copied from Flash into RAM
+*/ 
+ 
+SECTIONS
+{
+ 
+   /* Allocate program areas: */
+   .cinit              : > FLASHA      PAGE = 0
+   .pinit              : > FLASHA,     PAGE = 0
+   .text               : > FLASHA      PAGE = 0
+   codestart           : > BEGIN       PAGE = 0
+   ramfuncs            : LOAD = FLASHD, 
+                         RUN = RAML0, 
+                         LOAD_START(_RamfuncsLoadStart),
+                         LOAD_END(_RamfuncsLoadEnd),
+                         RUN_START(_RamfuncsRunStart),
+                         PAGE = 0
+
+   csmpasswds          : > CSM_PWL     PAGE = 0
+   csm_rsvd            : > CSM_RSVD    PAGE = 0
+   
+   /* Allocate uninitalized data sections: */
+   .stack              : > RAMM1       PAGE = 1
+   .ebss               : > RAML4       PAGE = 1
+   .esysmem            : > RAMM1       PAGE = 1
+
+   /* Initalized sections go in Flash */
+   /* For SDFlash to program these, they must be allocated to page 0 */
+   .econst             : > FLASHA      PAGE = 0
+   .switch             : > FLASHA      PAGE = 0      
+
+   /* Allocate IQ math areas: */
+   IQmath              : > FLASHC      PAGE = 0                  /* Math Code */
+   IQmathTables     : > IQTABLES,  PAGE = 0, TYPE = NOLOAD 
+   
+   /* Uncomment the section below if calling the IQNexp() or IQexp()
+      functions from the IQMath.lib library in order to utilize the 
+      relevant IQ Math table in Boot ROM (This saves space and Boot ROM 
+      is 1 wait-state). If this section is not uncommented, IQmathTables2
+      will be loaded into other memory (SARAM, Flash, etc.) and will take
+      up space, but 0 wait-state is possible.
+   */
+   /*
+   IQmathTables2    : > IQTABLES2, PAGE = 0, TYPE = NOLOAD 
+   {
+   
+              IQmath.lib<IQNexpTable.obj> (IQmathTablesRam)
+   
+   }
+   */
+   
+   FPUmathTables    : > FPUTABLES, PAGE = 0, TYPE = NOLOAD 
+      
+   /* Allocate DMA-accessible RAM sections: */
+   DMARAML4         : > RAML4,     PAGE = 1
+   DMARAML5         : > RAML5,     PAGE = 1
+   DMARAML6         : > RAML6,     PAGE = 1
+   DMARAML7         : > RAML7,     PAGE = 1
+   
+   /* Allocate 0x400 of XINTF Zone 7 to storing data */
+   ZONE7DATA        : > ZONE7B,    PAGE = 1
+
+   /* .reset is a standard section used by the compiler.  It contains the */ 
+   /* the address of the start of _c_int00 for C Code.   /*
+   /* When using the boot ROM this section and the CPU vector */
+   /* table is not needed.  Thus the default type is set here to  */
+   /* DSECT  */ 
+   .reset              : > RESET,      PAGE = 0, TYPE = DSECT
+   vectors             : > VECTORS     PAGE = 0, TYPE = DSECT
+   
+   /* Allocate ADC_cal function (pre-programmed by factory into TI reserved memory) */
+   .adc_cal     : load = ADC_CAL,   PAGE = 0, TYPE = NOLOAD
+
+}
+
+/*
+//===========================================================================
+// End of file.
+//===========================================================================
+*/
+

Source/External/v120/DSP2833x_common/cmd/F28335.cmd

@@ -0,0 +1,203 @@
+/*
+// TI File $Revision: /main/10 $
+// Checkin $Date: July 9, 2008   13:43:56 $
+//###########################################################################
+//
+// FILE:	F28335.cmd
+//
+// TITLE:	Linker Command File For F28335 Device
+//
+//###########################################################################
+// $TI Release: DSP2833x/DSP2823x Header Files V1.20 $
+// $Release Date: August 1, 2008 $
+//###########################################################################
+*/
+
+/* ======================================================
+// For Code Composer Studio V2.2 and later
+// ---------------------------------------
+// In addition to this memory linker command file, 
+// add the header linker command file directly to the project. 
+// The header linker command file is required to link the
+// peripheral structures to the proper locations within 
+// the memory map.
+//
+// The header linker files are found in <base>\DSP2833x_Headers\cmd
+//   
+// For BIOS applications add:      DSP2833x_Headers_BIOS.cmd
+// For nonBIOS applications add:   DSP2833x_Headers_nonBIOS.cmd    
+========================================================= */
+
+/* ======================================================
+// For Code Composer Studio prior to V2.2
+// --------------------------------------
+// 1) Use one of the following -l statements to include the 
+// header linker command file in the project. The header linker
+// file is required to link the peripheral structures to the proper 
+// locations within the memory map                                    */
+
+/* Uncomment this line to include file only for non-BIOS applications */
+/* -l DSP2833x_Headers_nonBIOS.cmd */
+
+/* Uncomment this line to include file only for BIOS applications */
+/* -l DSP2833x_Headers_BIOS.cmd */
+
+/* 2) In your project add the path to <base>\DSP2833x_headers\cmd to the
+   library search path under project->build options, linker tab, 
+   library search path (-i).
+/*========================================================= */
+
+/* Define the memory block start/length for the F28335  
+   PAGE 0 will be used to organize program sections
+   PAGE 1 will be used to organize data sections
+
+    Notes: 
+          Memory blocks on F28335 are uniform (ie same
+          physical memory) in both PAGE 0 and PAGE 1.  
+          That is the same memory region should not be
+          defined for both PAGE 0 and PAGE 1.
+          Doing so will result in corruption of program 
+          and/or data. 
+          
+          L0/L1/L2 and L3 memory blocks are mirrored - that is
+          they can be accessed in high memory or low memory.
+          For simplicity only one instance is used in this
+          linker file. 
+          
+          Contiguous SARAM memory blocks can be combined 
+          if required to create a larger memory block. 
+ */
+
+
+MEMORY
+{
+PAGE 0:    /* Program Memory */
+           /* Memory (RAM/FLASH/OTP) blocks can be moved to PAGE1 for data allocation */
+
+   ZONE0       : origin = 0x004000, length = 0x001000     /* XINTF zone 0 */
+   RAML0       : origin = 0x008000, length = 0x001000     /* on-chip RAM block L0 */
+   RAML1       : origin = 0x009000, length = 0x001000     /* on-chip RAM block L1 */
+   RAML2       : origin = 0x00A000, length = 0x001000     /* on-chip RAM block L2 */
+   RAML3       : origin = 0x00B000, length = 0x001000     /* on-chip RAM block L3 */
+   ZONE6       : origin = 0x0100000, length = 0x100000    /* XINTF zone 6 */ 
+   ZONE7A      : origin = 0x0200000, length = 0x00FC00    /* XINTF zone 7 - program space */ 
+   FLASHH      : origin = 0x300000, length = 0x008000     /* on-chip FLASH */
+   FLASHG      : origin = 0x308000, length = 0x008000     /* on-chip FLASH */
+   FLASHF      : origin = 0x310000, length = 0x008000     /* on-chip FLASH */
+   FLASHE      : origin = 0x318000, length = 0x008000     /* on-chip FLASH */
+   FLASHD      : origin = 0x320000, length = 0x008000     /* on-chip FLASH */
+   FLASHC      : origin = 0x328000, length = 0x008000     /* on-chip FLASH */
+   FLASHA      : origin = 0x338000, length = 0x007F80     /* on-chip FLASH */
+   CSM_RSVD    : origin = 0x33FF80, length = 0x000076     /* Part of FLASHA.  Program with all 0x0000 when CSM is in use. */
+   BEGIN       : origin = 0x33FFF6, length = 0x000002     /* Part of FLASHA.  Used for "boot to Flash" bootloader mode. */
+   CSM_PWL     : origin = 0x33FFF8, length = 0x000008     /* Part of FLASHA.  CSM password locations in FLASHA */
+   OTP         : origin = 0x380400, length = 0x000400     /* on-chip OTP */
+   ADC_CAL     : origin = 0x380080, length = 0x000009     /* ADC_cal function in Reserved memory */
+   
+   IQTABLES    : origin = 0x3FE000, length = 0x000b50     /* IQ Math Tables in Boot ROM */
+   IQTABLES2   : origin = 0x3FEB50, length = 0x00008c     /* IQ Math Tables in Boot ROM */  
+   FPUTABLES   : origin = 0x3FEBDC, length = 0x0006A0     /* FPU Tables in Boot ROM */
+   ROM         : origin = 0x3FF27C, length = 0x000D44     /* Boot ROM */        
+   RESET       : origin = 0x3FFFC0, length = 0x000002     /* part of boot ROM  */
+   VECTORS     : origin = 0x3FFFC2, length = 0x00003E     /* part of boot ROM  */
+
+PAGE 1 :   /* Data Memory */
+           /* Memory (RAM/FLASH/OTP) blocks can be moved to PAGE0 for program allocation */
+           /* Registers remain on PAGE1                                                  */
+   
+   BOOT_RSVD   : origin = 0x000000, length = 0x000050     /* Part of M0, BOOT rom will use this for stack */
+   RAMM0       : origin = 0x000050, length = 0x0003B0     /* on-chip RAM block M0 */
+   RAMM1       : origin = 0x000400, length = 0x000400     /* on-chip RAM block M1 */
+   RAML4       : origin = 0x00C000, length = 0x001000     /* on-chip RAM block L1 */
+   RAML5       : origin = 0x00D000, length = 0x001000     /* on-chip RAM block L1 */
+   RAML6       : origin = 0x00E000, length = 0x001000     /* on-chip RAM block L1 */
+   RAML7       : origin = 0x00F000, length = 0x001000     /* on-chip RAM block L1 */
+   ZONE7B      : origin = 0x20FC00, length = 0x000400     /* XINTF zone 7 - data space */
+   FLASHB      : origin = 0x330000, length = 0x008000     /* on-chip FLASH */
+}
+
+/* Allocate sections to memory blocks.
+   Note:
+         codestart user defined section in DSP28_CodeStartBranch.asm used to redirect code 
+                   execution when booting to flash
+         ramfuncs  user defined section to store functions that will be copied from Flash into RAM
+*/ 
+ 
+SECTIONS
+{
+ 
+   /* Allocate program areas: */
+   .cinit              : > FLASHA      PAGE = 0
+   .pinit              : > FLASHA,     PAGE = 0
+   .text               : > FLASHA      PAGE = 0
+   codestart           : > BEGIN       PAGE = 0
+   ramfuncs            : LOAD = FLASHD, 
+                         RUN = RAML0, 
+                         LOAD_START(_RamfuncsLoadStart),
+                         LOAD_END(_RamfuncsLoadEnd),
+                         RUN_START(_RamfuncsRunStart),
+                         PAGE = 0
+
+   csmpasswds          : > CSM_PWL     PAGE = 0
+   csm_rsvd            : > CSM_RSVD    PAGE = 0
+   
+   /* Allocate uninitalized data sections: */
+   .stack              : > RAMM1       PAGE = 1
+   .ebss               : > RAML4       PAGE = 1
+   .esysmem            : > RAMM1       PAGE = 1
+
+   /* Initalized sections go in Flash */
+   /* For SDFlash to program these, they must be allocated to page 0 */
+   .econst             : > FLASHA      PAGE = 0
+   .switch             : > FLASHA      PAGE = 0      
+
+   /* Allocate IQ math areas: */
+   IQmath              : > FLASHC      PAGE = 0                  /* Math Code */
+   IQmathTables     : > IQTABLES,  PAGE = 0, TYPE = NOLOAD 
+   
+   /* Uncomment the section below if calling the IQNexp() or IQexp()
+      functions from the IQMath.lib library in order to utilize the 
+      relevant IQ Math table in Boot ROM (This saves space and Boot ROM 
+      is 1 wait-state). If this section is not uncommented, IQmathTables2
+      will be loaded into other memory (SARAM, Flash, etc.) and will take
+      up space, but 0 wait-state is possible.
+   */
+   /*
+   IQmathTables2    : > IQTABLES2, PAGE = 0, TYPE = NOLOAD 
+   {
+   
+              IQmath.lib<IQNexpTable.obj> (IQmathTablesRam)
+   
+   }
+   */
+   
+   FPUmathTables    : > FPUTABLES, PAGE = 0, TYPE = NOLOAD 
+         
+   /* Allocate DMA-accessible RAM sections: */
+   DMARAML4         : > RAML4,     PAGE = 1
+   DMARAML5         : > RAML5,     PAGE = 1
+   DMARAML6         : > RAML6,     PAGE = 1
+   DMARAML7         : > RAML7,     PAGE = 1
+   
+   /* Allocate 0x400 of XINTF Zone 7 to storing data */
+   ZONE7DATA        : > ZONE7B,    PAGE = 1
+
+   /* .reset is a standard section used by the compiler.  It contains the */ 
+   /* the address of the start of _c_int00 for C Code.   /*
+   /* When using the boot ROM this section and the CPU vector */
+   /* table is not needed.  Thus the default type is set here to  */
+   /* DSECT  */ 
+   .reset              : > RESET,      PAGE = 0, TYPE = DSECT
+   vectors             : > VECTORS     PAGE = 0, TYPE = DSECT
+   
+   /* Allocate ADC_cal function (pre-programmed by factory into TI reserved memory) */
+   .adc_cal     : load = ADC_CAL,   PAGE = 0, TYPE = NOLOAD
+
+}
+
+/*
+//===========================================================================
+// End of file.
+//===========================================================================
+*/
+

Source/External/v120/DSP2833x_common/gel/f28232.gel

@@ -0,0 +1,2822 @@
+/********************************************************************/
+/* f28232.gel                                                       */
+/* Version 3.30.2                                                   */
+/*                                                                  */
+/* This GEL file is to be used with the TMS320F28232 DSP.           */
+/* Changes may be required to support specific hardware designs.    */
+/*                                                                  */
+/* Code Composer Studio supports six reserved GEL functions that    */
+/* automatically get executed if they are defined. They are:        */
+/*                                                                  */
+/* StartUp()              - Executed whenever CCS is invoked        */
+/* OnReset()              - Executed after Debug->Reset CPU         */
+/* OnRestart()            - Executed after Debug->Restart           */
+/* OnPreFileLoaded()      - Executed before File->Load Program      */
+/* OnFileLoaded()         - Executed after File->Load Program       */
+/* OnTargetConnect()      - Executed after Debug->Connect           */
+/*                                                                  */
+/********************************************************************/
+
+StartUp()
+{
+
+/* The next line automatically loads the .gel file that comes   */
+/* with the DSP2833x Peripheral Header Files download.  To use, */
+/* uncomment, and adjust the directory path as needed.          */
+//  GEL_LoadGel("c:\\CCStudio_v3.3\\cc\\gel\\DSP2833x_Peripheral.gel");
+
+}
+
+OnReset(int nErrorCode)
+{
+    C28x_Mode();
+    Unlock_CSM();
+    ADC_Cal();
+}
+
+OnRestart(int nErrorCode)
+{
+/* CCS will call OnRestart() when you do a Debug->Restart and   */
+/* after you load a new file.  Between running interrupt based  */
+/* programs, this function will clear interrupts and help keep  */
+/* the processor from going off into invalid memory.            */
+     C28x_Mode();
+     IER = 0;
+     IFR = 0;
+     ADC_Cal();
+}
+
+int TxtOutCtl=0;
+OnPreFileLoaded()
+{
+    XINTF_Enable();
+    if (TxtOutCtl==0)
+    {
+     GEL_TextOut("\nNOTES:\nGel will enable XINTFx16 during Debug only.\nEnable XINTF in code prior to use.");
+	 TxtOutCtl=1;
+    }
+}
+
+OnFileLoaded(int nErrorCode, int bSymbolsOnly)
+{
+    ADC_Cal();
+}
+
+OnTargetConnect()
+{
+    C28x_Mode();
+    F28232_Memory_Map();            /* Initialize the CCS memory map */
+
+/* Check to see if CCS has been started-up with the DSP already */
+/* running in real-time mode.  The user can add whatever        */
+/* custom initialization stuff they want to each case.          */
+
+    if (GEL_IsInRealtimeMode())     /* Do real-time mode target initialization */
+    {
+
+    }
+    else                            /* Do stop-mode target initialization */
+    {
+        GEL_Reset();                /* Reset DSP */
+    }
+
+}
+
+
+/********************************************************************/
+/* These functions are launched by the GEL_Toolbar button plugin    */
+/********************************************************************/
+GEL_Toolbar1()
+{
+    Run_Realtime_with_Reset();
+}
+GEL_Toolbar2()
+{
+    Run_Realtime_with_Restart();
+}
+GEL_Toolbar3()
+{
+    Full_Halt();
+}
+GEL_Toolbar4()
+{
+    Full_Halt_with_Reset();
+}
+
+int GEL_Toolbar5_Toggle = 0;
+GEL_Toolbar5()
+{
+    if(GEL_Toolbar5_Toggle == 0)
+    {
+        GEL_Toolbar5_Toggle = 1;
+        GEL_OpenWindow("GEL_Buttons",1,4);
+        GEL_TextOut("Button 1: Run_Realtime_with_Reset()","GEL_Buttons",0,0);
+        GEL_TextOut("Button 2: Run_Realtime_with_Restart()","GEL_Buttons",0,1);
+        GEL_TextOut("Button 3: Full_Halt()", "GEL_Buttons",0,2);
+        GEL_TextOut("Button 4: Full_Halt_with_Reset()","GEL_Buttons",0,3);
+    }
+    else
+    {
+        GEL_Toolbar5_Toggle = 0;
+        GEL_CloseWindow("GEL_Buttons");
+    }
+}
+
+
+/********************************************************************/
+/* These functions are useful to engage/dis-enagage realtime        */
+/* emulation mode during debug.  They save the user from having to  */
+/* manually perform these steps in CCS.                             */
+/********************************************************************/
+menuitem "Realtime Emulation Control";
+
+hotmenu Run_Realtime_with_Reset()
+{
+    GEL_Reset();                /* Reset the DSP */
+    ST1 = ST1 & 0xFFFD;         /* clear DBGM bit in ST1 */
+    GEL_EnableRealtime();       /* Enable Realtime mode */
+    GEL_Run();                  /* Run the DSP */
+}
+hotmenu Run_Realtime_with_Restart()
+{
+    GEL_Restart();              /* Reset the DSP */
+    ST1 = ST1 & 0xFFFD;         /* clear DBGM bit in ST1 */
+    GEL_EnableRealtime();       /* Enable Realtime mode */
+    GEL_Run();                  /* Run the DSP */
+}
+hotmenu Full_Halt()
+{
+    GEL_DisableRealtime();      /* Disable Realtime mode */
+    GEL_Halt();                 /* Halt the DSP */
+}
+hotmenu Full_Halt_with_Reset()
+{
+    GEL_DisableRealtime();      /* Disable Realtime mode */
+    GEL_Halt();                 /* Halt the DSP */
+    GEL_Reset();                /* Reset the DSP */
+}
+
+
+/********************************************************************/
+/*                         F28232 Memory Map                        */
+/*                                                                  */
+/*   Note: M0M1MAP and VMAP signals tied high on F28232 core        */
+/*                                                                  */
+/*   0x000000 - 0x0003ff   M0 SARAM                (Prog and Data)  */
+/*   0x000400 - 0x0007ff   M1 SARAM                (Prog and Data)  */
+/*   0x000800 - 0x001fff   Peripheral Frame0 (PF0) (Data only)      */
+/*   0x004000 - 0x004fff   XINTF Zone 0            (Prog and Data)  */
+/*   0x005000 - 0x005fff   Peripheral Frame3 (PF3) (Data only)      */
+/*   0x006000 - 0x006fff   Peripheral Frame1 (PF1) (Data only)      */
+/*   0x007000 - 0x007fff   Peripheral Frame2 (PF2) (Data only)      */
+/*   0x008000 - 0x008fff   L0 SARAM                (Prog and Data)  */
+/*   0x009000 - 0x009fff   L1 SARAM                (Prog and Data)  */
+/*   0x00A000 - 0x00Afff   L2 SARAM                (Prog and Data)  */
+/*   0x00B000 - 0x00Bfff   L3 SARAM                (Prog and Data)  */
+/*   0x00C000 - 0x00Cfff   L4 SARAM                (Prog and Data)  */
+/*   0x00D000 - 0x00Dfff   L5 SARAM                (Prog and Data)  */
+/*   0x100000 - 0x1fffff   XINTF Zone 6            (Prog and Data)  */
+/*   0x200000 - 0x2fffff   XINTF Zone 7            (Prog and Data)  */
+/*   0x330000 - 0x33ffff   Flash                   (Prog and Data)  */
+/*   0x380080 - 0x380088   ADC_cal function        (Prog and Data)  */
+/*   0x380090 - 0x380090   PARTID value            (Prog and Data)  */
+/*   0x380400 - 0x3807ff   OTP                     (Prog and Data)  */
+/*   0x3f8000 - 0x3f8fff   L0 SARAM                (Prog and Data)  */
+/*   0x3f9000 - 0x3f9fff   L1 SARAM                (Prog and Data)  */
+/*   0x3fA000 - 0x3fAfff   L2 SARAM                (Prog and Data)  */
+/*   0x3fB000 - 0x3fBfff   L3 SARAM                (Prog and Data)  */
+/*   0x3fe000 - 0x3fffff   BOOT ROM                (Prog and Data)  */
+/********************************************************************/
+menuitem "Initialize Memory Map";
+
+hotmenu F28232_Memory_Map()
+{
+    GEL_MapReset();
+    GEL_MapOn();
+
+    /* Program memory map */
+    GEL_MapAdd(0x0,0,0x400,1,1);                 /* M0 SARAM        */
+    GEL_MapAdd(0x400,0,0x400,1,1);               /* M1 SARAM        */
+    GEL_MapAdd(0x4000,0,0x1000,1,1);             /* Zone 0          */
+    GEL_MapAdd(0x8000,0,0x1000,1,1);             /* L0 SARAM        */
+    GEL_MapAdd(0x9000,0,0x1000,1,1);             /* L1 SARAM        */
+    GEL_MapAdd(0xA000,0,0x1000,1,1);             /* L2 SARAM        */
+    GEL_MapAdd(0xB000,0,0x1000,1,1);             /* L3 SARAM        */
+    GEL_MapAdd(0xC000,0,0x1000,1,1);             /* L4 SARAM        */
+    GEL_MapAdd(0xD000,0,0x1000,1,1);             /* L5 SARAM        */
+    GEL_MapAdd(0x100000,0,0x100000,1,1);         /* Zone 6          */
+    GEL_MapAdd(0x200000,0,0x100000,1,1);         /* Zone 7          */
+    GEL_MapAdd(0x330000,0,0x10000,1,0);          /* FLASH           */
+    GEL_MapAdd(0x380080,0,0x00009,1,0);          /* ADC_cal function*/
+    GEL_MapAdd(0x380090,0,0x00001,1,0);          /* PARTID value    */
+    GEL_MapAdd(0x380400,0,0x00400,1,0);          /* OTP             */
+    GEL_MapAdd(0x3f8000,0,0x1000,1,1);           /* L0 SARAM Mirror */
+    GEL_MapAdd(0x3f9000,0,0x1000,1,1);           /* L1 SARAM Mirror */
+    GEL_MapAdd(0x3fA000,0,0x1000,1,1);           /* L2 SARAM Mirror */
+    GEL_MapAdd(0x3fb000,0,0x1000,1,1);           /* L3 SARAM Mirror */
+    GEL_MapAdd(0x3fe000,0,0x2000,1,0);           /* BOOT ROM        */
+
+    /* Data memory map */
+    GEL_MapAdd(0x000,1,0x400,1,1);               /* M0 SARAM        */
+    GEL_MapAdd(0x400,1,0x400,1,1);               /* M1 SARAM        */
+    GEL_MapAdd(0x800,1,0x1800,1,1);              /* PF0             */
+    GEL_MapAdd(0x4000,1,0x1000,1,1);             /* Zone 0          */
+    GEL_MapAdd(0x5000,1,0x1000,1,1);             /* PF3             */
+    GEL_MapAdd(0x6000,1,0x1000,1,1);             /* PF1             */
+    GEL_MapAddStr(0x7000,1,0x1000,"R|W|AS2",0);  /* PF2             */
+    GEL_MapAdd(0x8000,1,0x1000,1,1);             /* L0 SARAM        */
+    GEL_MapAdd(0x9000,1,0x1000,1,1);             /* L1 SARAM        */
+    GEL_MapAdd(0xA000,1,0x1000,1,1);             /* L2 SARAM        */
+    GEL_MapAdd(0xB000,1,0x1000,1,1);             /* L3 SARAM        */
+    GEL_MapAdd(0xC000,1,0x1000,1,1);             /* L4 SARAM        */
+    GEL_MapAdd(0xD000,1,0x1000,1,1);             /* L5 SARAM        */
+    GEL_MapAdd(0x100000,1,0x100000,1,1);         /* Zone 6          */
+    GEL_MapAdd(0x200000,1,0x100000,1,1);         /* Zone 7          */
+    GEL_MapAdd(0x330000,1,0x10000,1,0);          /* FLASH           */
+    GEL_MapAdd(0x380080,1,0x00009,1,0);          /* ADC_cal function*/
+    GEL_MapAdd(0x380090,1,0x00001,1,0);          /* PARTID value    */
+    GEL_MapAdd(0x380400,1,0x00400,1,0);          /* OTP             */
+    GEL_MapAdd(0x3f8000,1,0x1000,1,1);           /* L0 SARAM Mirror */
+    GEL_MapAdd(0x3f9000,1,0x1000,1,1);           /* L1 SARAM Mirror */
+    GEL_MapAdd(0x3fA000,1,0x1000,1,1);           /* L2 SARAM Mirror */
+    GEL_MapAdd(0x3fb000,1,0x1000,1,1);           /* L3 SARAM Mirror */
+    GEL_MapAdd(0x3fe000,1,0x2000,1,0);           /* BOOT ROM        */
+}
+
+
+/********************************************************************/
+/* The ESTOP0 fill functions are useful for debug.  They fill the   */
+/* RAM with software breakpoints that will trap runaway code.       */
+/********************************************************************/
+hotmenu Fill_F28232_RAM_with_ESTOP0()
+{
+    GEL_MemoryFill(0x000000,1,0x000800,0x7625);      /* Fill M0/M1  */
+    GEL_MemoryFill(0x008000,1,0x002000,0x7625);      /* Fill L0/L1  */
+    GEL_MemoryFill(0x00A000,1,0x002000,0x7625);      /* Fill L2/L3  */
+    GEL_MemoryFill(0x00C000,1,0x002000,0x7625);      /* Fill L4/L5  */
+}
+
+
+/********************************************************************/
+menuitem "Watchdog";
+hotmenu Disable_WD()
+{
+    *0x7029 = *0x7029 | 0x0068;                /* Set the WDDIS bit */
+    *0x7025 = 0x0055;                          /* Service the WD    */
+    *0x7025 = 0x00AA;                          /*  once to be safe. */
+    GEL_TextOut("\nWatchdog Timer Disabled");
+}
+
+
+/********************************************************************/
+menuitem "Code Security Module"
+hotmenu Unlock_CSM()
+{
+    /* Perform dummy reads of the password locations */
+    XAR0 = *0x33FFF8;
+    XAR0 = *0x33FFF9;
+    XAR0 = *0x33FFFA;
+    XAR0 = *0x33FFFB;
+    XAR0 = *0x33FFFC;
+    XAR0 = *0x33FFFD;
+    XAR0 = *0x33FFFE;
+    XAR0 = *0x33FFFF;
+
+    /* Write passwords to the KEY registers.  0xFFFF's are dummy passwords.
+       User should replace them with the correct password for their DSP */
+    *0xAE0 = 0xFFFF;
+    *0xAE1 = 0xFFFF;
+    *0xAE2 = 0xFFFF;
+    *0xAE3 = 0xFFFF;
+    *0xAE4 = 0xFFFF;
+    *0xAE5 = 0xFFFF;
+    *0xAE6 = 0xFFFF;
+    *0xAE7 = 0xFFFF;
+}
+
+
+/********************************************************************/
+menuitem "Addressing Modes";
+hotmenu C28x_Mode()
+{
+    ST1 = ST1 & (~0x0100);      /*   AMODE = 0  */
+    ST1 = ST1 | 0x0200;         /* OBJMODE = 1  */
+}
+hotmenu C24x_Mode()
+{
+    ST1 = ST1 | 0x0100;         /*   AMODE = 1  */
+    ST1 = ST1 | 0x0200;         /* OBJMODE = 1  */
+}
+hotmenu C27x_Mode()
+{
+    ST1 = ST1 & (~0x0100);      /*   AMODE = 0  */
+    ST1 = ST1 & (~0x0200);      /* OBJMODE = 0  */
+}
+
+
+/********************************************************************/
+/*                            PLL Ratios                            */
+/*                                                                  */
+/* The following table describes the PLL clocking ratios (0..10)    */
+/*                                                                  */
+/*   Ratio        CLKIN         Description                         */
+/*   -----    --------------    ------------                        */
+/*     0      OSCCLK/2          PLL bypassed                        */
+/*     1      (OSCCLK * 1)/2    10 Mhz for 20 Mhz CLKIN             */
+/*     2      (OSCCLK * 2)/2    20 Mhz for 20 Mhz CLKIN             */
+/*     3      (OSCCLK * 3)/2    30 Mhz for 20 Mhz CLKIN             */
+/*     4      (OSCCLK * 4)/2    40 Mhz for 20 Mhz CLKIN             */
+/*     5      (OSCCLK * 5)/2    50 Mhz for 20 Mhz CLKIN             */
+/*     6      (OSCCLK * 6)/2    60 Mhz for 20 Mhz CLKIN             */
+/*     7      (OSCCLK * 7)/2    70 Mhz for 20 Mhz CLKIN             */
+/*     8      (OSCCLK * 8)/2    80 Mhz for 20 Mhz CLKIN             */
+/*     9      (OSCCLK * 9)/2    90 Mhz for 20 Mhz CLKIN             */
+/*    10      (OSCCLK * 10)/2  100 Mhz for 20 Mhz CLKIN             */
+/********************************************************************/
+menuitem "Set PLL Ratio";
+
+hotmenu Bypass()
+{
+    DIVSEL_div2();     /* DIVSEL = 1/2                      */
+    *0x7021 = 0;       /* CLKIN = OSCCLK/2, PLL is bypassed */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x1_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 1;      /* CLKIN = (OSCCLK * 1)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x2_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 2;      /* CLKIN = (OSCCLK * 2)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x3_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 3;      /* CLKIN = (OSCCLK * 3)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x4_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 4;      /* CLKIN = (OSCCLK * 4)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x5_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 5;      /* CLKIN = (OSCCLK * 5)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x6_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 6;      /* CLKIN = (OSCCLK * 6)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x7_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 7;      /* CLKIN = (OSCCLK * 7)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x8_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 8;      /* CLKIN = (OSCCLK * 8)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x9_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 9;      /* CLKIN = (OSCCLK * 9)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x10_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 10;     /* CLKIN = (OSCCLK * 10)/2 */
+    PLL_Wait();
+}
+// hotmenu OSCCLK_x1_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 1;      /* CLKIN = (OSCCLK * 1)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x2_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 2;      /* CLKIN = (OSCCLK * 2)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x3_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 3;      /* CLKIN = (OSCCLK * 3)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x4_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 4;      /* CLKIN = (OSCCLK * 4)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x5_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 5;      /* CLKIN = (OSCCLK * 5)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x6_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 6;      /* CLKIN = (OSCCLK * 6)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x7_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 7;      /* CLKIN = (OSCCLK * 7)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x8_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 8;      /* CLKIN = (OSCCLK * 8)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x9_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 9;      /* CLKIN = (OSCCLK * 9)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x10_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 10;     /* CLKIN = (OSCCLK * 10)/1 */
+//     PLL_Wait();
+// }
+
+
+
+/********************************************************************/
+/* For F2823x devices, DIVSEL is 1/4 by default.  Switch it to 1/2  */
+/********************************************************************/
+
+DIVSEL_div2()
+{
+    int temp;
+    int PLLSTS;
+
+    PLLSTS = 0x7011;
+
+    temp  = *PLLSTS; 
+    temp &=  0xFE7F;   /* Clear bits 7 & 8 */
+    temp |= 2 << 7;    /* Set bit 8        */
+    *PLLSTS = temp;    /* Switch to 1/2    */
+}
+
+
+
+/********************************************************************/
+/* For F2823x devices, DIVSEL is 1/4 by default.  Switch it to /1   */
+/********************************************************************/
+
+DIVSEL_div1()
+{
+    int temp;
+    int PLLSTS;
+
+    PLLSTS = 0x7011;
+    
+    DIVSEL_div2();     /* First switch DIVSEL to 1/2 and wait */
+    wait();  
+    temp  = *PLLSTS; 
+    temp |= 3 << 7;    /* Set bits 7 & 8   */
+    *PLLSTS = temp;    /* Switch to 1/2    */
+}
+
+wait()
+{
+    int delay = 0;
+    for (delay = 0; delay <= 5; delay ++)
+    {}
+}
+
+/********************************************************************/
+/* For F2823x devices, check the PLLOCKS bit for PLL lock.          */
+/********************************************************************/
+PLL_Wait()
+{
+    int PLLSTS;
+    int delay = 0;
+
+    PLLSTS = 0x7011;
+    
+    
+    while ( ( (unsigned int)*PLLSTS & 0x0001) != 0x0001)
+    {
+        delay++;
+        GEL_TextOut("Waiting for PLL Lock, PLLSTS = %x\n",,,,,(unsigned int)*PLLSTS);
+    }
+    GEL_TextOut("\nPLL lock complete, PLLSTS = %x\n",,,,,(unsigned int)*PLLSTS);
+}
+
+
+/********************************************************************/
+/* Load the ADC Calibration values from TI OTP                      */
+/********************************************************************/
+menuitem "ADC Calibration"
+hotmenu ADC_Cal()
+{
+    /* Perform dummy reads of the password locations */
+    XAR0 = *0x33FFF8;
+    XAR0 = *0x33FFF9;
+    XAR0 = *0x33FFFA;
+    XAR0 = *0x33FFFB;
+    XAR0 = *0x33FFFC;
+    XAR0 = *0x33FFFD;
+    XAR0 = *0x33FFFE;
+    XAR0 = *0x33FFFF;
+
+    if(((*0x0AEF) & 0x0001) == 0)
+    {
+        XAR0 = *0x701C;
+        *0x701C |= 0x0008;  
+	*0x711C = *0x380083;
+        *0x711D = *0x380085;
+        *0x701C = XAR0;
+	XAR0 = 0;
+       
+     } 
+     else
+     {
+        GEL_TextOut("\nADC Calibration not complete, device is secure"); 
+     }
+}
+
+/********************************************************************/
+/* Enable the XINTF and configure GPIOs for XINTF function          */
+/********************************************************************/
+menuitem "XINTF Enable"
+hotmenu XINTF_Enable()
+{
+
+   /* enable XINTF clock (XTIMCLK) */
+
+   *0x7020 = 0x3700;                          
+   /* GPBMUX1: XA0-XA7, XA16, XZCS0,        */
+   /*          XZCS7, XREADY, XRNW, XWE0    */
+   /* GPAMUX2: XA17-XA19, XZCS6             */
+   /* GPCMUX2: XA8-XA15                     */         
+   /* GPCMUX1: XD0-XD15                     */
+   *(unsigned long *)0x6F96 = 0xFFFFFFC0;   /* GPBMUX1 */
+   *(unsigned long *)0x6f88 = 0xFF000000;   /* GPAMUX2 */  
+   *(unsigned long *)0x6FA8 = 0x0000AAAA;   /* GPCMUX2 */  
+   *(unsigned long *)0x6FA6 = 0xAAAAAAAA;   /* GPCMUX1 */
+
+   /* Uncomment for x32 data bus            */
+   /* GPBMUX2: XD16-XD31                    */
+// *(unsigned long *)0x6F98 = 0xFFFFFFFF;   /* GPBMUX2 */ 
+   
+   /* Zone timing.  
+   /* Each zone can be configured seperately */
+   /* Uncomment the x16 or the x32 timing    */
+   /* depending on the data bus width for    */
+   /* the zone                               */
+
+   /* x16 Timing */
+   *(unsigned long *)0x0B20 = 0x0043FFFF;    /* Zone0 */
+   *(unsigned long *)0x0B2C = 0x0043FFFF;    /* Zone6 */
+   *(unsigned long *)0x0B2E = 0x0043FFFF;    /* Zone7 */
+
+   /* x32 Timing:
+// *(unsigned long *)0x0B20 = 0x0041FFFF;    /* x32 */
+// *(unsigned long *)0x0B2C = 0x0041FFFF;    /* x32 */
+// *(unsigned long *)0x0B2E = 0x0041FFFF;    /* x32 */
+
+}
+
+/********************************************************************/
+/* The below are used to display the symbolic names of the F28232   */
+/* memory mapped registers in the watch window. To view these       */
+/* registers, click on the GEL menu button in Code Composer Studio, */
+/* then select which registers or groups of registers you want to   */
+/* view. They will appear in the watch window under the Watch1 tab. */
+/********************************************************************/
+
+/* Add a space line to the GEL menu */
+menuitem "______________________________________";
+hotmenu __() {}
+
+/********************************************************************/
+/* A/D Converter Registers                                          */
+/********************************************************************/
+menuitem "Watch ADC Registers";
+
+hotmenu All_ADC_Regs()
+{
+    GEL_WatchAdd("*0x7100,x","ADCTRL1");
+    GEL_WatchAdd("*0x7101,x","ADCTRL2");
+    GEL_WatchAdd("*0x7102,x","ADCMAXCONV");
+    GEL_WatchAdd("*0x7103,x","ADCCHSELSEQ1");
+    GEL_WatchAdd("*0x7104,x","ADCCHSELSEQ2");
+    GEL_WatchAdd("*0x7105,x","ADCCHSELSEQ3");
+    GEL_WatchAdd("*0x7106,x","ADCCHSELSEQ4");
+    GEL_WatchAdd("*0x7107,x","ADCASEQSR");
+    GEL_WatchAdd("*0x7108,x","ADCRESULT0");
+    GEL_WatchAdd("*0x7109,x","ADCRESULT1");
+    GEL_WatchAdd("*0x710A,x","ADCRESULT2");
+    GEL_WatchAdd("*0x710B,x","ADCRESULT3");
+    GEL_WatchAdd("*0x710C,x","ADCRESULT4");
+    GEL_WatchAdd("*0x710D,x","ADCRESULT5");
+    GEL_WatchAdd("*0x710E,x","ADCRESULT6");
+    GEL_WatchAdd("*0x710F,x","ADCRESULT7");
+    GEL_WatchAdd("*0x7110,x","ADCRESULT8");
+    GEL_WatchAdd("*0x7111,x","ADCRESULT9");
+    GEL_WatchAdd("*0x7112,x","ADCRESULT10");
+    GEL_WatchAdd("*0x7113,x","ADCRESULT11");
+    GEL_WatchAdd("*0x7114,x","ADCRESULT12");
+    GEL_WatchAdd("*0x7115,x","ADCRESULT13");
+    GEL_WatchAdd("*0x7116,x","ADCRESULT14");
+    GEL_WatchAdd("*0x7117,x","ADCRESULT15");
+    GEL_WatchAdd("*0x7118,x","ADCTRL3");
+    GEL_WatchAdd("*0x7119,x","ADCST");
+    GEL_WatchAdd("*0x711C,x","ADCREFSEL");
+    GEL_WatchAdd("*0x711D,x","ADCOFFTRIM");
+
+    GEL_WatchAdd("*0x0B00,x","ADCRESULT0 Mirror");
+    GEL_WatchAdd("*0x0B01,x","ADCRESULT1 Mirror");
+    GEL_WatchAdd("*0x0B02,x","ADCRESULT2 Mirror");
+    GEL_WatchAdd("*0x0B03,x","ADCRESULT3 Mirror");
+    GEL_WatchAdd("*0x0B04,x","ADCRESULT4 Mirror");
+    GEL_WatchAdd("*0x0B05,x","ADCRESULT5 Mirror");
+    GEL_WatchAdd("*0x0B06,x","ADCRESULT6 Mirror");
+    GEL_WatchAdd("*0x0B07,x","ADCRESULT7 Mirror");
+    GEL_WatchAdd("*0x0B08,x","ADCRESULT8 Mirror");
+    GEL_WatchAdd("*0x0B09,x","ADCRESULT9 Mirror");
+    GEL_WatchAdd("*0x0B0A,x","ADCRESULT10 Mirror");
+    GEL_WatchAdd("*0x0B0B,x","ADCRESULT11 Mirror");
+    GEL_WatchAdd("*0x0B0C,x","ADCRESULT12 Mirror");
+    GEL_WatchAdd("*0x0B0D,x","ADCRESULT13 Mirror");
+    GEL_WatchAdd("*0x0B0E,x","ADCRESULT14 Mirror");
+    GEL_WatchAdd("*0x0B0F,x","ADCRESULT15 Mirror");
+}
+hotmenu ADC_Control_Regs()
+{
+    GEL_WatchAdd("*0x7100,x","ADCTRL1");
+    GEL_WatchAdd("*0x7101,x","ADCTRL2");
+    GEL_WatchAdd("*0x7102,x","ADCMAXCONV");
+    GEL_WatchAdd("*0x7107,x","ADCASEQSR");
+    GEL_WatchAdd("*0x7118,x","ADCTRL3");
+    GEL_WatchAdd("*0x7119,x","ADCST");
+    GEL_WatchAdd("*0x711C,x","ADCREFSEL");
+    GEL_WatchAdd("*0x711D,x","ADCOFFTRIM");
+}
+hotmenu ADCCHSELSEQx_Regs()
+{
+    GEL_WatchAdd("*0x7103,x","ADCCHSELSEQ1");
+    GEL_WatchAdd("*0x7104,x","ADCCHSELSEQ2");
+    GEL_WatchAdd("*0x7105,x","ADCCHSELSEQ3");
+    GEL_WatchAdd("*0x7106,x","ADCCHSELSEQ4");
+}
+hotmenu ADCRESULT_0_to_7()
+{
+    GEL_WatchAdd("*0x7108,x","ADCRESULT0");
+    GEL_WatchAdd("*0x7109,x","ADCRESULT1");
+    GEL_WatchAdd("*0x710A,x","ADCRESULT2");
+    GEL_WatchAdd("*0x710B,x","ADCRESULT3");
+    GEL_WatchAdd("*0x710C,x","ADCRESULT4");
+    GEL_WatchAdd("*0x710D,x","ADCRESULT5");
+    GEL_WatchAdd("*0x710E,x","ADCRESULT6");
+    GEL_WatchAdd("*0x710F,x","ADCRESULT7");
+}
+hotmenu ADCRESULT_8_to_15()
+{
+    GEL_WatchAdd("*0x7110,x","ADCRESULT8");
+    GEL_WatchAdd("*0x7111,x","ADCRESULT9");
+    GEL_WatchAdd("*0x7112,x","ADCRESULT10");
+    GEL_WatchAdd("*0x7113,x","ADCRESULT11");
+    GEL_WatchAdd("*0x7114,x","ADCRESULT12");
+    GEL_WatchAdd("*0x7115,x","ADCRESULT13");
+    GEL_WatchAdd("*0x7116,x","ADCRESULT14");
+    GEL_WatchAdd("*0x7117,x","ADCRESULT15");
+}
+hotmenu ADCRESULT_Mirror_0_to_7()
+{
+    GEL_WatchAdd("*0x0B00,x","ADCRESULT0 Mirror");
+    GEL_WatchAdd("*0x0B01,x","ADCRESULT1 Mirror");
+    GEL_WatchAdd("*0x0B02,x","ADCRESULT2 Mirror");
+    GEL_WatchAdd("*0x0B03,x","ADCRESULT3 Mirror");
+    GEL_WatchAdd("*0x0B04,x","ADCRESULT4 Mirror");
+    GEL_WatchAdd("*0x0B05,x","ADCRESULT5 Mirror");
+    GEL_WatchAdd("*0x0B06,x","ADCRESULT6 Mirror");
+    GEL_WatchAdd("*0x0B07,x","ADCRESULT7 Mirror");
+}
+hotmenu ADCRESULT_Mirror_8_to_15()
+{
+    GEL_WatchAdd("*0x0B08,x","ADCRESULT8 Mirror");
+    GEL_WatchAdd("*0x0B09,x","ADCRESULT9 Mirror");
+    GEL_WatchAdd("*0x0B0A,x","ADCRESULT10 Mirror");
+    GEL_WatchAdd("*0x0B0B,x","ADCRESULT11 Mirror");
+    GEL_WatchAdd("*0x0B0C,x","ADCRESULT12 Mirror");
+    GEL_WatchAdd("*0x0B0D,x","ADCRESULT13 Mirror");
+    GEL_WatchAdd("*0x0B0E,x","ADCRESULT14 Mirror");
+    GEL_WatchAdd("*0x0B0F,x","ADCRESULT15 Mirror");
+}
+
+
+/********************************************************************/
+/* Clocking and Low-Power Registers                                 */
+/********************************************************************/
+menuitem "Watch Clocking and Low-Power Registers";
+
+hotmenu All_Clocking_and_Low_Power_Regs()
+{
+    GEL_WatchAdd("*0x7010,x","XCLK");
+    GEL_WatchAdd("*0x7011,x","PLLSTS");
+    GEL_WatchAdd("*0x701A,x","HISPCP");
+    GEL_WatchAdd("*0x701B,x","LOSPCP");
+    GEL_WatchAdd("*0x701C,x","PCLKCR0");
+    GEL_WatchAdd("*0x701D,x","PCLKCR1");
+    GEL_WatchAdd("*0x701E,x","LPMCR0");
+    GEL_WatchAdd("*0x7020,x","PCLKCR3");
+    GEL_WatchAdd("*0x7021,x","PLLCR");
+}
+
+/********************************************************************/
+/* Code Security Module Registers                                   */
+/********************************************************************/
+menuitem "Watch Code Security Module Registers";
+
+hotmenu CSMSCR()
+{
+    GEL_WatchAdd("*0x0AEF,x","CSMSCR");
+    GEL_WatchAdd("(*0x0AEF>>15)&1,d"," FORCESEC bit");
+    GEL_WatchAdd("(*0x0AEF)&1,d","     SECURE bit");
+}
+hotmenu PWL_Locations()
+{
+    GEL_WatchAdd("*0x33FFF8,x","PWL0");
+    GEL_WatchAdd("*0x33FFF9,x","PWL1");
+    GEL_WatchAdd("*0x33FFFA,x","PWL2");
+    GEL_WatchAdd("*0x33FFFB,x","PWL3");
+    GEL_WatchAdd("*0x33FFFC,x","PWL4");
+    GEL_WatchAdd("*0x33FFFD,x","PWL5");
+    GEL_WatchAdd("*0x33FFFE,x","PWL6");
+    GEL_WatchAdd("*0x33FFFF,x","PWL7");
+}
+
+
+/********************************************************************/
+/* CPU Timer Registers                                              */
+/********************************************************************/
+menuitem "Watch CPU Timer Registers";
+
+hotmenu All_CPU_Timer0_Regs()
+{
+    GEL_WatchAdd("*0x0C00,x","TIMER0TIM");
+    GEL_WatchAdd("*0x0C01,x","TIMER0TIMH");
+    GEL_WatchAdd("*0x0C02,x","TIMER0PRD");
+    GEL_WatchAdd("*0x0C03,x","TIMER0PRDH");
+    GEL_WatchAdd("*0x0C04,x","TIMER0TCR");
+    GEL_WatchAdd("*0x0C06,x","TIMER0TPR");
+    GEL_WatchAdd("*0x0C07,x","TIMER0TPRH");
+}
+hotmenu All_CPU_Timer1_Regs()
+{
+    GEL_WatchAdd("*0x0C08,x","TIMER1TIM");
+    GEL_WatchAdd("*0x0C09,x","TIMER1TIMH");
+    GEL_WatchAdd("*0x0C0A,x","TIMER1PRD");
+    GEL_WatchAdd("*0x0C0B,x","TIMER1PRDH");
+    GEL_WatchAdd("*0x0C0C,x","TIMER1TCR");
+    GEL_WatchAdd("*0x0C0E,x","TIMER1TPR");
+    GEL_WatchAdd("*0x0C0F,x","TIMER1TPRH");
+}
+hotmenu All_CPU_Timer2_Regs()
+{
+    GEL_WatchAdd("*0x0C10,x","TIMER2TIM");
+    GEL_WatchAdd("*0x0C11,x","TIMER2TIMH");
+    GEL_WatchAdd("*0x0C12,x","TIMER2PRD");
+    GEL_WatchAdd("*0x0C13,x","TIMER2PRDH");
+    GEL_WatchAdd("*0x0C14,x","TIMER2TCR");
+    GEL_WatchAdd("*0x0C16,x","TIMER2TPR");
+    GEL_WatchAdd("*0x0C17,x","TIMER2TPRH");
+}
+
+
+/********************************************************************/
+/* Device Emulation Registers                                       */
+/********************************************************************/
+menuitem "Watch Device Emulation Registers";
+
+hotmenu All_Emulation_Regs()
+{
+    GEL_WatchAdd("*(long *)0x0880,x","DEVICECNF");
+    GEL_WatchAdd("*0x0882,x","CLASSID");
+    GEL_WatchAdd("*0x0883,x","REVID");
+    GEL_WatchAdd("*0x0884,x","PROTSTART");
+    GEL_WatchAdd("*0x0885,x","PROTRANGE");
+    GEL_WatchAdd("*0x380090,x","PARTID");    
+}
+/********************************************************************/
+/* DMA Registers                                                    */
+/********************************************************************/
+menuitem "Watch DMA Registers";
+
+hotmenu All_DMA_Regs()
+{
+    GEL_WatchAdd("*0x1000,x","DMACTRL");
+    GEL_WatchAdd("*0x1001,x","DEBUGCTRL");
+    GEL_WatchAdd("*0x1002,x","REVISION");
+    GEL_WatchAdd("*0x1004,x","PRIORITYCTRL1");
+    GEL_WatchAdd("*0x1006,x","PRIORITYSTAT");
+
+    GEL_WatchAdd("*0x1020,x","DMA Ch1 MODE");
+    GEL_WatchAdd("*0x1021,x","DMA Ch1 CONTROL");
+    GEL_WatchAdd("*0x1022,x","DMA Ch1 BURST_SIZE");
+    GEL_WatchAdd("*0x1023,x","DMA Ch1 BURST_COUNT");
+    GEL_WatchAdd("*0x1024,x","DMA Ch1 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1025,x","DMA Ch1 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1026,x","DMA Ch1 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1027,x","DMA Ch1 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1028,x","DMA Ch1 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1029,x","DMA Ch1 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x102A,x","DMA Ch1 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x102B,x","DMA Ch1 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x102C,x","DMA Ch1 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x102D,x","DMA Ch1 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x102E,x","DMA Ch1 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x102F,x","DMA Ch1 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1030,x","DMA Ch1 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1032,x","DMA Ch1 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1034,x","DMA Ch1 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1036,x","DMA Ch1 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1038,x","DMA Ch1 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x103A,x","DMA Ch1 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x103C,x","DMA Ch1 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x103E,x","DMA Ch1 DST_ADDR_ACTIVE");
+
+    GEL_WatchAdd("*0x1040,x","DMA Ch2 MODE");
+    GEL_WatchAdd("*0x1041,x","DMA Ch2 CONTROL");
+    GEL_WatchAdd("*0x1042,x","DMA Ch2 BURST_SIZE");
+    GEL_WatchAdd("*0x1043,x","DMA Ch2 BURST_COUNT");
+    GEL_WatchAdd("*0x1044,x","DMA Ch2 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1045,x","DMA Ch2 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1046,x","DMA Ch2 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1047,x","DMA Ch2 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1048,x","DMA Ch2 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1049,x","DMA Ch2 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x104A,x","DMA Ch2 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x104B,x","DMA Ch2 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x104C,x","DMA Ch2 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x104D,x","DMA Ch2 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x104E,x","DMA Ch2 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x104F,x","DMA Ch2 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1050,x","DMA Ch2 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1052,x","DMA Ch2 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1054,x","DMA Ch2 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1056,x","DMA Ch2 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1058,x","DMA Ch2 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x105A,x","DMA Ch2 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x105C,x","DMA Ch2 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x105E,x","DMA Ch2 DST_ADDR_ACTIVE");
+
+    GEL_WatchAdd("*0x1060,x","DMA Ch3 MODE");
+    GEL_WatchAdd("*0x1061,x","DMA Ch3 CONTROL");
+    GEL_WatchAdd("*0x1062,x","DMA Ch3 BURST_SIZE");
+    GEL_WatchAdd("*0x1063,x","DMA Ch3 BURST_COUNT");
+    GEL_WatchAdd("*0x1064,x","DMA Ch3 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1065,x","DMA Ch3 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1066,x","DMA Ch3 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1067,x","DMA Ch3 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1068,x","DMA Ch3 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1069,x","DMA Ch3 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x106A,x","DMA Ch3 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x106B,x","DMA Ch3 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x106C,x","DMA Ch3 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x106D,x","DMA Ch3 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x106E,x","DMA Ch3 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x106F,x","DMA Ch3 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1070,x","DMA Ch3 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1072,x","DMA Ch3 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1074,x","DMA Ch3 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1076,x","DMA Ch3 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1078,x","DMA Ch3 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x107A,x","DMA Ch3 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x107C,x","DMA Ch3 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x107E,x","DMA Ch3 DST_ADDR_ACTIVE");
+
+    GEL_WatchAdd("*0x1080,x","DMA Ch4 MODE");
+    GEL_WatchAdd("*0x1081,x","DMA Ch4 CONTROL");
+    GEL_WatchAdd("*0x1082,x","DMA Ch4 BURST_SIZE");
+    GEL_WatchAdd("*0x1083,x","DMA Ch4 BURST_COUNT");
+    GEL_WatchAdd("*0x1084,x","DMA Ch4 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1085,x","DMA Ch4 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1086,x","DMA Ch4 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1087,x","DMA Ch4 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1088,x","DMA Ch4 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1089,x","DMA Ch4 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x108A,x","DMA Ch4 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x108B,x","DMA Ch4 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x108C,x","DMA Ch4 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x108D,x","DMA Ch4 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x108E,x","DMA Ch4 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x108F,x","DMA Ch4 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1090,x","DMA Ch4 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1092,x","DMA Ch4 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1094,x","DMA Ch4 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1096,x","DMA Ch4 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1098,x","DMA Ch4 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x109A,x","DMA Ch4 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x109C,x","DMA Ch4 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x109E,x","DMA Ch4 DST_ADDR_ACTIVE");
+
+    GEL_WatchAdd("*0x10A0,x","DMA Ch5 MODE");
+    GEL_WatchAdd("*0x10A1,x","DMA Ch5 CONTROL");
+    GEL_WatchAdd("*0x10A2,x","DMA Ch5 BURST_SIZE");
+    GEL_WatchAdd("*0x10A3,x","DMA Ch5 BURST_COUNT");
+    GEL_WatchAdd("*0x10A4,x","DMA Ch5 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x10A5,x","DMA Ch5 DST_BURST_STEP");
+    GEL_WatchAdd("*0x10A6,x","DMA Ch5 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x10A7,x","DMA Ch5 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x10A8,x","DMA Ch5 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10A9,x","DMA Ch5 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10AA,x","DMA Ch5 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x10AB,x","DMA Ch5 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x10AC,x","DMA Ch5 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x10AD,x","DMA Ch5 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x10AE,x","DMA Ch5 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x10AF,x","DMA Ch5 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x10B0,x","DMA Ch5 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10B2,x","DMA Ch5 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10B4,x","DMA Ch5 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10B6,x","DMA Ch5 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10B8,x","DMA Ch5 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10BA,x","DMA Ch5 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10BC,x","DMA Ch5 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10BE,x","DMA Ch5 DST_ADDR_ACTIVE");
+
+    GEL_WatchAdd("*0x10C0,x","DMA Ch6 MODE");
+    GEL_WatchAdd("*0x10C1,x","DMA Ch6 CONTROL");
+    GEL_WatchAdd("*0x10C2,x","DMA Ch6 BURST_SIZE");
+    GEL_WatchAdd("*0x10C3,x","DMA Ch6 BURST_COUNT");
+    GEL_WatchAdd("*0x10C4,x","DMA Ch6 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x10C5,x","DMA Ch6 DST_BURST_STEP");
+    GEL_WatchAdd("*0x10C6,x","DMA Ch6 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x10C7,x","DMA Ch6 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x10C8,x","DMA Ch6 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10C9,x","DMA Ch6 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10CA,x","DMA Ch6 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x10CB,x","DMA Ch6 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x10CC,x","DMA Ch6 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x10CD,x","DMA Ch6 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x10CE,x","DMA Ch6 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x10CF,x","DMA Ch6 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x10D0,x","DMA Ch6 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10D2,x","DMA Ch6 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10D4,x","DMA Ch6 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10D6,x","DMA Ch6 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10D8,x","DMA Ch6 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10DA,x","DMA Ch6 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10DC,x","DMA Ch6 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10DE,x","DMA Ch6 DST_ADDR_ACTIVE");
+
+
+}
+hotmenu DMA_Channel_1_regs()
+{
+    GEL_WatchAdd("*0x1020,x","DMA Ch1 MODE");
+    GEL_WatchAdd("*0x1021,x","DMA Ch1 CONTROL");
+    GEL_WatchAdd("*0x1022,x","DMA Ch1 BURST_SIZE");
+    GEL_WatchAdd("*0x1023,x","DMA Ch1 BURST_COUNT");
+    GEL_WatchAdd("*0x1024,x","DMA Ch1 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1025,x","DMA Ch1 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1026,x","DMA Ch1 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1027,x","DMA Ch1 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1028,x","DMA Ch1 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1029,x","DMA Ch1 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x102A,x","DMA Ch1 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x102B,x","DMA Ch1 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x102C,x","DMA Ch1 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x102D,x","DMA Ch1 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x102E,x","DMA Ch1 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x102F,x","DMA Ch1 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1030,x","DMA Ch1 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1032,x","DMA Ch1 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1034,x","DMA Ch1 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1036,x","DMA Ch1 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1038,x","DMA Ch1 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x103A,x","DMA Ch1 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x103C,x","DMA Ch1 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x103E,x","DMA Ch1 DST_ADDR_ACTIVE");
+}
+
+hotmenu DMA_Channel_2_regs()
+{
+    GEL_WatchAdd("*0x1040,x","DMA Ch2 MODE");
+    GEL_WatchAdd("*0x1041,x","DMA Ch2 CONTROL");
+    GEL_WatchAdd("*0x1042,x","DMA Ch2 BURST_SIZE");
+    GEL_WatchAdd("*0x1043,x","DMA Ch2 BURST_COUNT");
+    GEL_WatchAdd("*0x1044,x","DMA Ch2 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1045,x","DMA Ch2 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1046,x","DMA Ch2 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1047,x","DMA Ch2 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1048,x","DMA Ch2 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1049,x","DMA Ch2 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x104A,x","DMA Ch2 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x104B,x","DMA Ch2 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x104C,x","DMA Ch2 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x104D,x","DMA Ch2 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x104E,x","DMA Ch2 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x104F,x","DMA Ch2 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1050,x","DMA Ch2 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1052,x","DMA Ch2 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1054,x","DMA Ch2 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1056,x","DMA Ch2 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1058,x","DMA Ch2 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x105A,x","DMA Ch2 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x105C,x","DMA Ch2 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x105E,x","DMA Ch2 DST_ADDR_ACTIVE");
+}
+hotmenu DMA_Channel_3_regs()
+{
+    GEL_WatchAdd("*0x1060,x","DMA Ch3 MODE");
+    GEL_WatchAdd("*0x1061,x","DMA Ch3 CONTROL");
+    GEL_WatchAdd("*0x1062,x","DMA Ch3 BURST_SIZE");
+    GEL_WatchAdd("*0x1063,x","DMA Ch3 BURST_COUNT");
+    GEL_WatchAdd("*0x1064,x","DMA Ch3 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1065,x","DMA Ch3 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1066,x","DMA Ch3 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1067,x","DMA Ch3 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1068,x","DMA Ch3 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1069,x","DMA Ch3 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x106A,x","DMA Ch3 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x106B,x","DMA Ch3 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x106C,x","DMA Ch3 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x106D,x","DMA Ch3 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x106E,x","DMA Ch3 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x106F,x","DMA Ch3 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1070,x","DMA Ch3 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1072,x","DMA Ch3 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1074,x","DMA Ch3 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1076,x","DMA Ch3 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1078,x","DMA Ch3 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x107A,x","DMA Ch3 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x107C,x","DMA Ch3 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x107E,x","DMA Ch3 DST_ADDR_ACTIVE");
+}
+hotmenu DMA_Channel_4_regs()
+{
+    GEL_WatchAdd("*0x1080,x","DMA Ch4 MODE");
+    GEL_WatchAdd("*0x1081,x","DMA Ch4 CONTROL");
+    GEL_WatchAdd("*0x1082,x","DMA Ch4 BURST_SIZE");
+    GEL_WatchAdd("*0x1083,x","DMA Ch4 BURST_COUNT");
+    GEL_WatchAdd("*0x1084,x","DMA Ch4 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1085,x","DMA Ch4 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1086,x","DMA Ch4 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1087,x","DMA Ch4 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1088,x","DMA Ch4 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1089,x","DMA Ch4 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x108A,x","DMA Ch4 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x108B,x","DMA Ch4 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x108C,x","DMA Ch4 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x108D,x","DMA Ch4 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x108E,x","DMA Ch4 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x108F,x","DMA Ch4 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1090,x","DMA Ch4 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1092,x","DMA Ch4 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1094,x","DMA Ch4 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1096,x","DMA Ch4 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1098,x","DMA Ch4 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x109A,x","DMA Ch4 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x109C,x","DMA Ch4 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x109E,x","DMA Ch4 DST_ADDR_ACTIVE");
+}
+hotmenu DMA_Channel_5_regs()
+{
+    GEL_WatchAdd("*0x10A0,x","DMA Ch5 MODE");
+    GEL_WatchAdd("*0x10A1,x","DMA Ch5 CONTROL");
+    GEL_WatchAdd("*0x10A2,x","DMA Ch5 BURST_SIZE");
+    GEL_WatchAdd("*0x10A3,x","DMA Ch5 BURST_COUNT");
+    GEL_WatchAdd("*0x10A4,x","DMA Ch5 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x10A5,x","DMA Ch5 DST_BURST_STEP");
+    GEL_WatchAdd("*0x10A6,x","DMA Ch5 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x10A7,x","DMA Ch5 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x10A8,x","DMA Ch5 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10A9,x","DMA Ch5 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10AA,x","DMA Ch5 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x10AB,x","DMA Ch5 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x10AC,x","DMA Ch5 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x10AD,x","DMA Ch5 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x10AE,x","DMA Ch5 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x10AF,x","DMA Ch5 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x10B0,x","DMA Ch5 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10B2,x","DMA Ch5 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10B4,x","DMA Ch5 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10B6,x","DMA Ch5 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10B8,x","DMA Ch5 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10BA,x","DMA Ch5 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10BC,x","DMA Ch5 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10BE,x","DMA Ch5 DST_ADDR_ACTIVE");
+}
+hotmenu DMA_Channel_6_regs()
+{
+    GEL_WatchAdd("*0x10C0,x","DMA Ch6 MODE");
+    GEL_WatchAdd("*0x10C1,x","DMA Ch6 CONTROL");
+    GEL_WatchAdd("*0x10C2,x","DMA Ch6 BURST_SIZE");
+    GEL_WatchAdd("*0x10C3,x","DMA Ch6 BURST_COUNT");
+    GEL_WatchAdd("*0x10C4,x","DMA Ch6 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x10C5,x","DMA Ch6 DST_BURST_STEP");
+    GEL_WatchAdd("*0x10C6,x","DMA Ch6 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x10C7,x","DMA Ch6 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x10C8,x","DMA Ch6 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10C9,x","DMA Ch6 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10CA,x","DMA Ch6 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x10CB,x","DMA Ch6 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x10CC,x","DMA Ch6 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x10CD,x","DMA Ch6 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x10CE,x","DMA Ch6 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x10CF,x","DMA Ch6 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x10D0,x","DMA Ch6 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10D2,x","DMA Ch6 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10D4,x","DMA Ch6 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10D6,x","DMA Ch6 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10D8,x","DMA Ch6 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10DA,x","DMA Ch6 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10DC,x","DMA Ch6 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10DE,x","DMA Ch6 DST_ADDR_ACTIVE");
+}
+
+/********************************************************************/
+/* eCAN Registers                                                   */
+/********************************************************************/
+menuitem "Watch eCAN Registers";
+
+hotmenu eCAN_A_Global_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6000,x","eCANA CANME");
+    GEL_WatchAdd("*(long *)0x6002,x","eCANA CANMD");
+    GEL_WatchAdd("*(long *)0x6004,x","eCANA CANTRS");
+    GEL_WatchAdd("*(long *)0x6006,x","eCANA CANTRR");
+    GEL_WatchAdd("*(long *)0x6008,x","eCANA CANTA");
+    GEL_WatchAdd("*(long *)0x600A,x","eCANA CANAA");
+    GEL_WatchAdd("*(long *)0x600C,x","eCANA CANRMP");
+    GEL_WatchAdd("*(long *)0x600E,x","eCANA CANRML");
+    GEL_WatchAdd("*(long *)0x6010,x","eCANA CANRFP");
+    GEL_WatchAdd("*(long *)0x6014,x","eCANA CANMC");
+    GEL_WatchAdd("*(long *)0x6016,x","eCANA CANBTC");
+    GEL_WatchAdd("*(long *)0x6018,x","eCANA CANES");
+    GEL_WatchAdd("*(long *)0x601A,x","eCANA CANTEC");
+    GEL_WatchAdd("*(long *)0x601C,x","eCANA CANREC");
+    GEL_WatchAdd("*(long *)0x601E,x","eCANA CANGIF0");
+    GEL_WatchAdd("*(long *)0x6020,x","eCANA CANGIM");
+    GEL_WatchAdd("*(long *)0x6022,x","eCANA CANGIF1");
+    GEL_WatchAdd("*(long *)0x6024,x","eCANA CANMIM");
+    GEL_WatchAdd("*(long *)0x6026,x","eCANA CANMIL");
+    GEL_WatchAdd("*(long *)0x6028,x","eCANA CANOPC");
+    GEL_WatchAdd("*(long *)0x602A,x","eCANA CANTIOC");
+    GEL_WatchAdd("*(long *)0x602C,x","eCANA CANRIOC");
+    GEL_WatchAdd("*(long *)0x602E,x","eCANA CANLNT");
+    GEL_WatchAdd("*(long *)0x6030,x","eCANA CANTOC");
+    GEL_WatchAdd("*(long *)0x6032,x","eCANA CANTOS");
+}
+hotmenu eCAN_A_Mailbox_0_to_1_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6040,x","eCANA LAM0");
+    GEL_WatchAdd("*(long *)0x6080,x","eCANA MOTS0");
+    GEL_WatchAdd("*(long *)0x60C0,x","eCANA MOTO0");
+    GEL_WatchAdd("*(long *)0x6100,x","eCANA MID0");
+    GEL_WatchAdd("*(long *)0x6102,x","eCANA MCF0");
+    GEL_WatchAdd("*(long *)0x6104,x","eCANA MDL0");
+    GEL_WatchAdd("*(long *)0x6106,x","eCANA MDH0");
+    
+    GEL_WatchAdd("*(long *)0x6042,x","eCANA LAM1");
+    GEL_WatchAdd("*(long *)0x6082,x","eCANA MOTS1");
+    GEL_WatchAdd("*(long *)0x60C2,x","eCANA MOTO1");
+    GEL_WatchAdd("*(long *)0x6108,x","eCANA MID1");
+    GEL_WatchAdd("*(long *)0x610A,x","eCANA MCF1");
+    GEL_WatchAdd("*(long *)0x610C,x","eCANA MDL1");
+    GEL_WatchAdd("*(long *)0x610E,x","eCANA MDH1");
+}
+hotmenu eCAN_A_Mailbox_2_to_3_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6044,x","eCANA LAM2");
+    GEL_WatchAdd("*(long *)0x6084,x","eCANA MOTS2");
+    GEL_WatchAdd("*(long *)0x60C4,x","eCANA MOTO2");
+    GEL_WatchAdd("*(long *)0x6110,x","eCANA MID2");
+    GEL_WatchAdd("*(long *)0x6112,x","eCANA MCF2");
+    GEL_WatchAdd("*(long *)0x6114,x","eCANA MDL2");
+    GEL_WatchAdd("*(long *)0x6116,x","eCANA MDH2");
+
+    GEL_WatchAdd("*(long *)0x6046,x","eCANA LAM3");
+    GEL_WatchAdd("*(long *)0x6086,x","eCANA MOTS3");
+    GEL_WatchAdd("*(long *)0x60C6,x","eCANA MOTO3");
+    GEL_WatchAdd("*(long *)0x6118,x","eCANA MID3");
+    GEL_WatchAdd("*(long *)0x611A,x","eCANA MCF3");
+    GEL_WatchAdd("*(long *)0x611C,x","eCANA MDL3");
+    GEL_WatchAdd("*(long *)0x611E,x","eCANA MDH3");
+}
+hotmenu eCAN_A_Mailbox_4_to_5_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6048,x","eCANA LAM4");
+    GEL_WatchAdd("*(long *)0x6088,x","eCANA MOTS4");
+    GEL_WatchAdd("*(long *)0x60C8,x","eCANA MOTO4");
+    GEL_WatchAdd("*(long *)0x6120,x","eCANA MID4");
+    GEL_WatchAdd("*(long *)0x6122,x","eCANA MCF4");
+    GEL_WatchAdd("*(long *)0x6124,x","eCANA MDL4");
+    GEL_WatchAdd("*(long *)0x6126,x","eCANA MDH4");
+    
+    GEL_WatchAdd("*(long *)0x604A,x","eCANA LAM5");
+    GEL_WatchAdd("*(long *)0x608A,x","eCANA MOTS5");
+    GEL_WatchAdd("*(long *)0x60CA,x","eCANA MOTO5");
+    GEL_WatchAdd("*(long *)0x6128,x","eCANA MID5");
+    GEL_WatchAdd("*(long *)0x612A,x","eCANA MCF5");
+    GEL_WatchAdd("*(long *)0x612C,x","eCANA MDL5");
+    GEL_WatchAdd("*(long *)0x612E,x","eCANA MDH5");
+}
+hotmenu eCAN_A_Mailbox_6_to_7_Regs()
+{
+    GEL_WatchAdd("*(long *)0x604C,x","eCANA LAM6");
+    GEL_WatchAdd("*(long *)0x608C,x","eCANA MOTS6");
+    GEL_WatchAdd("*(long *)0x60CC,x","eCANA MOTO6");
+    GEL_WatchAdd("*(long *)0x6130,x","eCANA MID6");
+    GEL_WatchAdd("*(long *)0x6132,x","eCANA MCF6");
+    GEL_WatchAdd("*(long *)0x6134,x","eCANA MDL6");
+    GEL_WatchAdd("*(long *)0x6136,x","eCANA MDH6");
+    
+    GEL_WatchAdd("*(long *)0x604E,x","eCANA LAM7");
+    GEL_WatchAdd("*(long *)0x608E,x","eCANA MOTS7");
+    GEL_WatchAdd("*(long *)0x60CE,x","eCANA MOTO7");
+    GEL_WatchAdd("*(long *)0x6138,x","eCANA MID7");
+    GEL_WatchAdd("*(long *)0x613A,x","eCANA MCF7");
+    GEL_WatchAdd("*(long *)0x613C,x","eCANA MDL7");
+    GEL_WatchAdd("*(long *)0x613E,x","eCANA MDH7");
+}
+hotmenu eCAN_A_Mailbox_8_to_9_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6050,x","eCANA LAM8");
+    GEL_WatchAdd("*(long *)0x6090,x","eCANA MOTS8");
+    GEL_WatchAdd("*(long *)0x60D0,x","eCANA MOTO8");
+    GEL_WatchAdd("*(long *)0x6140,x","eCANA MID8");
+    GEL_WatchAdd("*(long *)0x6142,x","eCANA MCF8");
+    GEL_WatchAdd("*(long *)0x6144,x","eCANA MDL8");
+    GEL_WatchAdd("*(long *)0x6146,x","eCANA MDH8");
+
+    GEL_WatchAdd("*(long *)0x6052,x","eCANA LAM9");
+    GEL_WatchAdd("*(long *)0x6092,x","eCANA MOTS9");
+    GEL_WatchAdd("*(long *)0x60D2,x","eCANA MOTO9");
+    GEL_WatchAdd("*(long *)0x6148,x","eCANA MID9");
+    GEL_WatchAdd("*(long *)0x614A,x","eCANA MCF9");
+    GEL_WatchAdd("*(long *)0x614C,x","eCANA MDL9");
+    GEL_WatchAdd("*(long *)0x614E,x","eCANA MDH9");
+}
+hotmenu eCAN_A_Mailbox_10_to_11_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6054,x","eCANA LAM10");
+    GEL_WatchAdd("*(long *)0x6094,x","eCANA MOTS10");
+    GEL_WatchAdd("*(long *)0x60D4,x","eCANA MOTO10");
+    GEL_WatchAdd("*(long *)0x6150,x","eCANA MID10");
+    GEL_WatchAdd("*(long *)0x6152,x","eCANA MCF10");
+    GEL_WatchAdd("*(long *)0x6154,x","eCANA MDL10");
+    GEL_WatchAdd("*(long *)0x6156,x","eCANA MDH10");
+
+    GEL_WatchAdd("*(long *)0x6056,x","eCANA LAM11");
+    GEL_WatchAdd("*(long *)0x6096,x","eCANA MOTS11");
+    GEL_WatchAdd("*(long *)0x60D6,x","eCANA MOTO11");
+    GEL_WatchAdd("*(long *)0x6158,x","eCANA MID11");
+    GEL_WatchAdd("*(long *)0x615A,x","eCANA MCF11");
+    GEL_WatchAdd("*(long *)0x615C,x","eCANA MDL11");
+    GEL_WatchAdd("*(long *)0x615E,x","eCANA MDH11");
+}
+hotmenu eCAN_A_Mailbox_12_to_13_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6058,x","eCANA LAM12");
+    GEL_WatchAdd("*(long *)0x6098,x","eCANA MOTS12");
+    GEL_WatchAdd("*(long *)0x60D8,x","eCANA MOTO12");
+    GEL_WatchAdd("*(long *)0x6160,x","eCANA MID12");
+    GEL_WatchAdd("*(long *)0x6162,x","eCANA MCF12");
+    GEL_WatchAdd("*(long *)0x6164,x","eCANA MDL12");
+    GEL_WatchAdd("*(long *)0x6166,x","eCANA MDH12");
+    
+    GEL_WatchAdd("*(long *)0x605A,x","eCANA LAM13");
+    GEL_WatchAdd("*(long *)0x609A,x","eCANA MOTS13");
+    GEL_WatchAdd("*(long *)0x60DA,x","eCANA MOTO13");
+    GEL_WatchAdd("*(long *)0x6168,x","eCANA MID13");
+    GEL_WatchAdd("*(long *)0x616A,x","eCANA MCF13");
+    GEL_WatchAdd("*(long *)0x616C,x","eCANA MDL13");
+    GEL_WatchAdd("*(long *)0x616E,x","eCANA MDH13");
+}
+hotmenu eCAN_A_Mailbox_14_to_15_Regs()
+{
+    GEL_WatchAdd("*(long *)0x605C,x","eCANA LAM14");
+    GEL_WatchAdd("*(long *)0x609C,x","eCANA MOTS14");
+    GEL_WatchAdd("*(long *)0x60DC,x","eCANA MOTO14");
+    GEL_WatchAdd("*(long *)0x6170,x","eCANA MID14");
+    GEL_WatchAdd("*(long *)0x6172,x","eCANA MCF14");
+    GEL_WatchAdd("*(long *)0x6174,x","eCANA MDL14");
+    GEL_WatchAdd("*(long *)0x6176,x","eCANA MDH14");
+    
+    GEL_WatchAdd("*(long *)0x605E,x","eCANA LAM15");
+    GEL_WatchAdd("*(long *)0x609E,x","eCANA MOTS15");
+    GEL_WatchAdd("*(long *)0x60DE,x","eCANA MOTO15");
+    GEL_WatchAdd("*(long *)0x6178,x","eCANA MID15");
+    GEL_WatchAdd("*(long *)0x617A,x","eCANA MCF15");
+    GEL_WatchAdd("*(long *)0x617C,x","eCANA MDL15");
+    GEL_WatchAdd("*(long *)0x617E,x","eCANA MDH15");
+}
+hotmenu eCAN_A_Mailbox_16_to_17_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6060,x","eCANA LAM16");
+    GEL_WatchAdd("*(long *)0x60A0,x","eCANA MOTS16");
+    GEL_WatchAdd("*(long *)0x60E0,x","eCANA MOTO16");
+    GEL_WatchAdd("*(long *)0x6180,x","eCANA MID16");
+    GEL_WatchAdd("*(long *)0x6182,x","eCANA MCF16");
+    GEL_WatchAdd("*(long *)0x6184,x","eCANA MDL16");
+    GEL_WatchAdd("*(long *)0x6186,x","eCANA MDH16");
+
+    GEL_WatchAdd("*(long *)0x6062,x","eCANA LAM17");
+    GEL_WatchAdd("*(long *)0x60A2,x","eCANA MOTS17");
+    GEL_WatchAdd("*(long *)0x60E2,x","eCANA MOTO17");
+    GEL_WatchAdd("*(long *)0x6188,x","eCANA MID17");
+    GEL_WatchAdd("*(long *)0x618A,x","eCANA MCF17");
+    GEL_WatchAdd("*(long *)0x618C,x","eCANA MDL17");
+    GEL_WatchAdd("*(long *)0x618E,x","eCANA MDH17");
+}
+hotmenu eCAN_A_Mailbox_18_to_19_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6064,x","eCANA LAM18");
+    GEL_WatchAdd("*(long *)0x60A4,x","eCANA MOTS18");
+    GEL_WatchAdd("*(long *)0x60E4,x","eCANA MOTO18");
+    GEL_WatchAdd("*(long *)0x6190,x","eCANA MID18");
+    GEL_WatchAdd("*(long *)0x6192,x","eCANA MCF18");
+    GEL_WatchAdd("*(long *)0x6194,x","eCANA MDL18");
+    GEL_WatchAdd("*(long *)0x6196,x","eCANA MDH18");
+
+    GEL_WatchAdd("*(long *)0x6066,x","eCANA LAM19");
+    GEL_WatchAdd("*(long *)0x60A6,x","eCANA MOTS19");
+    GEL_WatchAdd("*(long *)0x60E6,x","eCANA MOTO19");
+    GEL_WatchAdd("*(long *)0x6198,x","eCANA MID19");
+    GEL_WatchAdd("*(long *)0x619A,x","eCANA MCF19");
+    GEL_WatchAdd("*(long *)0x619C,x","eCANA MDL19");
+    GEL_WatchAdd("*(long *)0x619E,x","eCANA MDH19");
+}
+hotmenu eCAN_A_Mailbox_20_to_21_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6068,x","eCANA LAM20");
+    GEL_WatchAdd("*(long *)0x60A8,x","eCANA MOTS20");
+    GEL_WatchAdd("*(long *)0x60E8,x","eCANA MOTO20");
+    GEL_WatchAdd("*(long *)0x61A0,x","eCANA MID20");
+    GEL_WatchAdd("*(long *)0x61A2,x","eCANA MCF20");
+    GEL_WatchAdd("*(long *)0x61A4,x","eCANA MDL20");
+    GEL_WatchAdd("*(long *)0x61A6,x","eCANA MDH20");
+    
+    GEL_WatchAdd("*(long *)0x606A,x","eCANA LAM21");
+    GEL_WatchAdd("*(long *)0x60AA,x","eCANA MOTS21");
+    GEL_WatchAdd("*(long *)0x60EA,x","eCANA MOTO21");
+    GEL_WatchAdd("*(long *)0x61A8,x","eCANA MID21");
+    GEL_WatchAdd("*(long *)0x61AA,x","eCANA MCF21");
+    GEL_WatchAdd("*(long *)0x61AC,x","eCANA MDL21");
+    GEL_WatchAdd("*(long *)0x61AE,x","eCANA MDH21");
+}
+hotmenu eCAN_A_Mailbox_22_to_23_Regs()
+{
+    GEL_WatchAdd("*(long *)0x606C,x","eCANA LAM22");
+    GEL_WatchAdd("*(long *)0x60AC,x","eCANA MOTS22");
+    GEL_WatchAdd("*(long *)0x60EC,x","eCANA MOTO22");
+    GEL_WatchAdd("*(long *)0x61B0,x","eCANA MID22");
+    GEL_WatchAdd("*(long *)0x61B2,x","eCANA MCF22");
+    GEL_WatchAdd("*(long *)0x61B4,x","eCANA MDL22");
+    GEL_WatchAdd("*(long *)0x61B6,x","eCANA MDH22");
+
+    GEL_WatchAdd("*(long *)0x606E,x","eCANA LAM23");
+    GEL_WatchAdd("*(long *)0x60AE,x","eCANA MOTS23");
+    GEL_WatchAdd("*(long *)0x60EE,x","eCANA MOTO23");
+    GEL_WatchAdd("*(long *)0x61B8,x","eCANA MID23");
+    GEL_WatchAdd("*(long *)0x61BA,x","eCANA MCF23");
+    GEL_WatchAdd("*(long *)0x61BC,x","eCANA MDL23");
+    GEL_WatchAdd("*(long *)0x61BE,x","eCANA MDH23");
+}
+hotmenu eCAN_A_Mailbox_24_to_25_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6070,x","eCANA LAM24");
+    GEL_WatchAdd("*(long *)0x60B0,x","eCANA MOTS24");
+    GEL_WatchAdd("*(long *)0x60F0,x","eCANA MOTO24");
+    GEL_WatchAdd("*(long *)0x61C0,x","eCANA MID24");
+    GEL_WatchAdd("*(long *)0x61C2,x","eCANA MCF24");
+    GEL_WatchAdd("*(long *)0x61C4,x","eCANA MDL24");
+    GEL_WatchAdd("*(long *)0x61C6,x","eCANA MDH24");
+
+    GEL_WatchAdd("*(long *)0x6072,x","eCANA LAM25");
+    GEL_WatchAdd("*(long *)0x60B2,x","eCANA MOTS25");
+    GEL_WatchAdd("*(long *)0x60F2,x","eCANA MOTO25");
+    GEL_WatchAdd("*(long *)0x61C8,x","eCANA MID25");
+    GEL_WatchAdd("*(long *)0x61CA,x","eCANA MCF25");
+    GEL_WatchAdd("*(long *)0x61CC,x","eCANA MDL25");
+    GEL_WatchAdd("*(long *)0x61CE,x","eCANA MDH25");
+}
+hotmenu eCAN_A_Mailbox_26_to_27_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6074,x","eCANA LAM26");
+    GEL_WatchAdd("*(long *)0x60B4,x","eCANA MOTS26");
+    GEL_WatchAdd("*(long *)0x60F4,x","eCANA MOTO26");
+    GEL_WatchAdd("*(long *)0x61D0,x","eCANA MID26");
+    GEL_WatchAdd("*(long *)0x61D2,x","eCANA MCF26");
+    GEL_WatchAdd("*(long *)0x61D4,x","eCANA MDL26");
+    GEL_WatchAdd("*(long *)0x61D6,x","eCANA MDH26");
+
+    GEL_WatchAdd("*(long *)0x6076,x","eCANA LAM27");
+    GEL_WatchAdd("*(long *)0x60B6,x","eCANA MOTS27");
+    GEL_WatchAdd("*(long *)0x60F6,x","eCANA MOTO27");
+    GEL_WatchAdd("*(long *)0x61D8,x","eCANA MID27");
+    GEL_WatchAdd("*(long *)0x61DA,x","eCANA MCF27");
+    GEL_WatchAdd("*(long *)0x61DC,x","eCANA MDL27");
+    GEL_WatchAdd("*(long *)0x61DE,x","eCANA MDH27");
+}
+hotmenu eCAN_A_Mailbox_28_to_29_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6078,x","eCANA LAM28");
+    GEL_WatchAdd("*(long *)0x60B8,x","eCANA MOTS28");
+    GEL_WatchAdd("*(long *)0x60F8,x","eCANA MOTO28");
+    GEL_WatchAdd("*(long *)0x61E0,x","eCANA MID28");
+    GEL_WatchAdd("*(long *)0x61E2,x","eCANA MCF28");
+    GEL_WatchAdd("*(long *)0x61E4,x","eCANA MDL28");
+    GEL_WatchAdd("*(long *)0x61E6,x","eCANA MDH28");
+
+    GEL_WatchAdd("*(long *)0x607A,x","eCANA LAM29");
+    GEL_WatchAdd("*(long *)0x60BA,x","eCANA MOTS29");
+    GEL_WatchAdd("*(long *)0x60FA,x","eCANA MOTO29");
+    GEL_WatchAdd("*(long *)0x61E8,x","eCANA MID29");
+    GEL_WatchAdd("*(long *)0x61EA,x","eCANA MCF29");
+    GEL_WatchAdd("*(long *)0x61EC,x","eCANA MDL29");
+    GEL_WatchAdd("*(long *)0x61EE,x","eCANA MDH29");
+}
+hotmenu eCAN_A_Mailbox_30_to_31_Regs()
+{
+    GEL_WatchAdd("*(long *)0x607C,x","eCANA LAM30");
+    GEL_WatchAdd("*(long *)0x60BC,x","eCANA MOTS30");
+    GEL_WatchAdd("*(long *)0x60FC,x","eCANA MOTO30");
+    GEL_WatchAdd("*(long *)0x61F0,x","eCANA MID30");
+    GEL_WatchAdd("*(long *)0x61F2,x","eCANA MCF30");
+    GEL_WatchAdd("*(long *)0x61F4,x","eCANA MDL30");
+    GEL_WatchAdd("*(long *)0x61F6,x","eCANA MDH30");
+
+    GEL_WatchAdd("*(long *)0x607E,x","eCANA LAM31");
+    GEL_WatchAdd("*(long *)0x60BE,x","eCANA MOTS31");
+    GEL_WatchAdd("*(long *)0x60FE,x","eCANA MOTO31");
+    GEL_WatchAdd("*(long *)0x61F8,x","eCANA MID31");
+    GEL_WatchAdd("*(long *)0x61FA,x","eCANA MCF31");
+    GEL_WatchAdd("*(long *)0x61FC,x","eCANA MDL31");
+    GEL_WatchAdd("*(long *)0x61FE,x","eCANA MDH31");
+}
+hotmenu eCAN_B_Global_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6200,x","eCANB CANME");
+    GEL_WatchAdd("*(long *)0x6202,x","eCANB CANMD");
+    GEL_WatchAdd("*(long *)0x6204,x","eCANB CANTRS");
+    GEL_WatchAdd("*(long *)0x6206,x","eCANB CANTRR");
+    GEL_WatchAdd("*(long *)0x6208,x","eCANB CANTA");
+    GEL_WatchAdd("*(long *)0x620A,x","eCANB CANAA");
+    GEL_WatchAdd("*(long *)0x620C,x","eCANB CANRMP");
+    GEL_WatchAdd("*(long *)0x620E,x","eCANB CANRML");
+    GEL_WatchAdd("*(long *)0x6210,x","eCANB CANRFP");
+    GEL_WatchAdd("*(long *)0x6214,x","eCANB CANMC");
+    GEL_WatchAdd("*(long *)0x6216,x","eCANB CANBTC");
+    GEL_WatchAdd("*(long *)0x6218,x","eCANB CANES");
+    GEL_WatchAdd("*(long *)0x621A,x","eCANB CANTEC");
+    GEL_WatchAdd("*(long *)0x621C,x","eCANB CANREC");
+    GEL_WatchAdd("*(long *)0x621E,x","eCANB CANGIF0");
+    GEL_WatchAdd("*(long *)0x6220,x","eCANB CANGIM");
+    GEL_WatchAdd("*(long *)0x6222,x","eCANB CANGIF1");
+    GEL_WatchAdd("*(long *)0x6224,x","eCANB CANMIM");
+    GEL_WatchAdd("*(long *)0x6226,x","eCANB CANMIL");
+    GEL_WatchAdd("*(long *)0x6228,x","eCANB CANOPC");
+    GEL_WatchAdd("*(long *)0x622A,x","eCANB CANTIOC");
+    GEL_WatchAdd("*(long *)0x622C,x","eCANB CANRIOC");
+    GEL_WatchAdd("*(long *)0x622E,x","eCANB CANLNT");
+    GEL_WatchAdd("*(long *)0x6230,x","eCANB CANTOC");
+    GEL_WatchAdd("*(long *)0x6232,x","eCANB CANTOS");
+}
+hotmenu eCAN_B_Mailbox_0_to_1_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6240,x","eCANB LAM0");
+    GEL_WatchAdd("*(long *)0x6280,x","eCANB MOTS0");
+    GEL_WatchAdd("*(long *)0x62C0,x","eCANB MOTO0");
+    GEL_WatchAdd("*(long *)0x6300,x","eCANB MID0");
+    GEL_WatchAdd("*(long *)0x6302,x","eCANB MCF0");
+    GEL_WatchAdd("*(long *)0x6304,x","eCANB MDL0");
+    GEL_WatchAdd("*(long *)0x6306,x","eCANB MDH0");
+
+    GEL_WatchAdd("*(long *)0x6242,x","eCANB LAM1");
+    GEL_WatchAdd("*(long *)0x6282,x","eCANB MOTS1");
+    GEL_WatchAdd("*(long *)0x62C2,x","eCANB MOTO1");
+    GEL_WatchAdd("*(long *)0x6308,x","eCANB MID1");
+    GEL_WatchAdd("*(long *)0x630A,x","eCANB MCF1");
+    GEL_WatchAdd("*(long *)0x630C,x","eCANB MDL1");
+    GEL_WatchAdd("*(long *)0x630E,x","eCANB MDH1");
+}
+hotmenu eCAN_B_Mailbox_2_to_3_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6244,x","eCANB LAM2");
+    GEL_WatchAdd("*(long *)0x6284,x","eCANB MOTS2");
+    GEL_WatchAdd("*(long *)0x62C4,x","eCANB MOTO2");
+    GEL_WatchAdd("*(long *)0x6310,x","eCANB MID2");
+    GEL_WatchAdd("*(long *)0x6312,x","eCANB MCF2");
+    GEL_WatchAdd("*(long *)0x6314,x","eCANB MDL2");
+    GEL_WatchAdd("*(long *)0x6316,x","eCANB MDH2");
+
+    GEL_WatchAdd("*(long *)0x6246,x","eCANB LAM3");
+    GEL_WatchAdd("*(long *)0x6286,x","eCANB MOTS3");
+    GEL_WatchAdd("*(long *)0x62C6,x","eCANB MOTO3");
+    GEL_WatchAdd("*(long *)0x6318,x","eCANB MID3");
+    GEL_WatchAdd("*(long *)0x631A,x","eCANB MCF3");
+    GEL_WatchAdd("*(long *)0x631C,x","eCANB MDL3");
+    GEL_WatchAdd("*(long *)0x631E,x","eCANB MDH3");
+}
+hotmenu eCAN_B_Mailbox_4_to_5_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6248,x","eCANB LAM4");
+    GEL_WatchAdd("*(long *)0x6288,x","eCANB MOTS4");
+    GEL_WatchAdd("*(long *)0x62C8,x","eCANB MOTO4");
+    GEL_WatchAdd("*(long *)0x6320,x","eCANB MID4");
+    GEL_WatchAdd("*(long *)0x6322,x","eCANB MCF4");
+    GEL_WatchAdd("*(long *)0x6324,x","eCANB MDL4");
+    GEL_WatchAdd("*(long *)0x6326,x","eCANB MDH4");
+
+    GEL_WatchAdd("*(long *)0x624A,x","eCANB LAM5");
+    GEL_WatchAdd("*(long *)0x628A,x","eCANB MOTS5");
+    GEL_WatchAdd("*(long *)0x62CA,x","eCANB MOTO5");
+    GEL_WatchAdd("*(long *)0x6328,x","eCANB MID5");
+    GEL_WatchAdd("*(long *)0x632A,x","eCANB MCF5");
+    GEL_WatchAdd("*(long *)0x632C,x","eCANB MDL5");
+    GEL_WatchAdd("*(long *)0x632E,x","eCANB MDH5");
+}
+hotmenu eCAN_B_Mailbox_6_to_7_Regs()
+{
+    GEL_WatchAdd("*(long *)0x624C,x","eCANB LAM6");
+    GEL_WatchAdd("*(long *)0x628C,x","eCANB MOTS6");
+    GEL_WatchAdd("*(long *)0x62CC,x","eCANB MOTO6");
+    GEL_WatchAdd("*(long *)0x6330,x","eCANB MID6");
+    GEL_WatchAdd("*(long *)0x6332,x","eCANB MCF6");
+    GEL_WatchAdd("*(long *)0x6334,x","eCANB MDL6");
+    GEL_WatchAdd("*(long *)0x6336,x","eCANB MDH6");
+
+    GEL_WatchAdd("*(long *)0x624E,x","eCANB LAM7");
+    GEL_WatchAdd("*(long *)0x628E,x","eCANB MOTS7");
+    GEL_WatchAdd("*(long *)0x62CE,x","eCANB MOTO7");
+    GEL_WatchAdd("*(long *)0x6338,x","eCANB MID7");
+    GEL_WatchAdd("*(long *)0x633A,x","eCANB MCF7");
+    GEL_WatchAdd("*(long *)0x633C,x","eCANB MDL7");
+    GEL_WatchAdd("*(long *)0x633E,x","eCANB MDH7");
+}
+hotmenu eCAN_B_Mailbox_8_to_9_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6250,x","eCANB LAM8");
+    GEL_WatchAdd("*(long *)0x6290,x","eCANB MOTS8");
+    GEL_WatchAdd("*(long *)0x62D0,x","eCANB MOTO8");
+    GEL_WatchAdd("*(long *)0x6340,x","eCANB MID8");
+    GEL_WatchAdd("*(long *)0x6342,x","eCANB MCF8");
+    GEL_WatchAdd("*(long *)0x6344,x","eCANB MDL8");
+    GEL_WatchAdd("*(long *)0x6346,x","eCANB MDH8");
+
+    GEL_WatchAdd("*(long *)0x6252,x","eCANB LAM9");
+    GEL_WatchAdd("*(long *)0x6292,x","eCANB MOTS9");
+    GEL_WatchAdd("*(long *)0x62D2,x","eCANB MOTO9");
+    GEL_WatchAdd("*(long *)0x6348,x","eCANB MID9");
+    GEL_WatchAdd("*(long *)0x634A,x","eCANB MCF9");
+    GEL_WatchAdd("*(long *)0x634C,x","eCANB MDL9");
+    GEL_WatchAdd("*(long *)0x634E,x","eCANB MDH9");
+}
+hotmenu eCAN_B_Mailbox_10_to_11_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6254,x","eCANB LAM10");
+    GEL_WatchAdd("*(long *)0x6294,x","eCANB MOTS10");
+    GEL_WatchAdd("*(long *)0x62D4,x","eCANB MOTO10");
+    GEL_WatchAdd("*(long *)0x6350,x","eCANB MID10");
+    GEL_WatchAdd("*(long *)0x6352,x","eCANB MCF10");
+    GEL_WatchAdd("*(long *)0x6354,x","eCANB MDL10");
+    GEL_WatchAdd("*(long *)0x6356,x","eCANB MDH10");
+
+    GEL_WatchAdd("*(long *)0x6256,x","eCANB LAM11");
+    GEL_WatchAdd("*(long *)0x6296,x","eCANB MOTS11");
+    GEL_WatchAdd("*(long *)0x62D6,x","eCANB MOTO11");
+    GEL_WatchAdd("*(long *)0x6358,x","eCANB MID11");
+    GEL_WatchAdd("*(long *)0x635A,x","eCANB MCF11");
+    GEL_WatchAdd("*(long *)0x635C,x","eCANB MDL11");
+    GEL_WatchAdd("*(long *)0x635E,x","eCANB MDH11");
+}
+hotmenu eCAN_B_Mailbox_12_to_13_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6258,x","eCANB LAM12");
+    GEL_WatchAdd("*(long *)0x6298,x","eCANB MOTS12");
+    GEL_WatchAdd("*(long *)0x62D8,x","eCANB MOTO12");
+    GEL_WatchAdd("*(long *)0x6360,x","eCANB MID12");
+    GEL_WatchAdd("*(long *)0x6362,x","eCANB MCF12");
+    GEL_WatchAdd("*(long *)0x6364,x","eCANB MDL12");
+    GEL_WatchAdd("*(long *)0x6366,x","eCANB MDH12");
+
+    GEL_WatchAdd("*(long *)0x625A,x","eCANB LAM13");
+    GEL_WatchAdd("*(long *)0x629A,x","eCANB MOTS13");
+    GEL_WatchAdd("*(long *)0x62DA,x","eCANB MOTO13");
+    GEL_WatchAdd("*(long *)0x6368,x","eCANB MID13");
+    GEL_WatchAdd("*(long *)0x636A,x","eCANB MCF13");
+    GEL_WatchAdd("*(long *)0x636C,x","eCANB MDL13");
+    GEL_WatchAdd("*(long *)0x636E,x","eCANB MDH13");
+}
+hotmenu eCAN_B_Mailbox_14_to_15_Regs()
+{
+    GEL_WatchAdd("*(long *)0x625C,x","eCANB LAM14");
+    GEL_WatchAdd("*(long *)0x629C,x","eCANB MOTS14");
+    GEL_WatchAdd("*(long *)0x62DC,x","eCANB MOTO14");
+    GEL_WatchAdd("*(long *)0x6370,x","eCANB MID14");
+    GEL_WatchAdd("*(long *)0x6372,x","eCANB MCF14");
+    GEL_WatchAdd("*(long *)0x6374,x","eCANB MDL14");
+    GEL_WatchAdd("*(long *)0x6376,x","eCANB MDH14");
+
+    GEL_WatchAdd("*(long *)0x625E,x","eCANB LAM15");
+    GEL_WatchAdd("*(long *)0x629E,x","eCANB MOTS15");
+    GEL_WatchAdd("*(long *)0x62DE,x","eCANB MOTO15");
+    GEL_WatchAdd("*(long *)0x6378,x","eCANB MID15");
+    GEL_WatchAdd("*(long *)0x637A,x","eCANB MCF15");
+    GEL_WatchAdd("*(long *)0x637C,x","eCANB MDL15");
+    GEL_WatchAdd("*(long *)0x637E,x","eCANB MDH15");
+}
+hotmenu eCAN_B_Mailbox_16_to_17_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6260,x","eCANB LAM16");
+    GEL_WatchAdd("*(long *)0x62A0,x","eCANB MOTS16");
+    GEL_WatchAdd("*(long *)0x62E0,x","eCANB MOTO16");
+    GEL_WatchAdd("*(long *)0x6380,x","eCANB MID16");
+    GEL_WatchAdd("*(long *)0x6382,x","eCANB MCF16");
+    GEL_WatchAdd("*(long *)0x6384,x","eCANB MDL16");
+    GEL_WatchAdd("*(long *)0x6386,x","eCANB MDH16");
+
+    GEL_WatchAdd("*(long *)0x6262,x","eCANB LAM17");
+    GEL_WatchAdd("*(long *)0x62A2,x","eCANB MOTS17");
+    GEL_WatchAdd("*(long *)0x62E2,x","eCANB MOTO17");
+    GEL_WatchAdd("*(long *)0x6388,x","eCANB MID17");
+    GEL_WatchAdd("*(long *)0x638A,x","eCANB MCF17");
+    GEL_WatchAdd("*(long *)0x638C,x","eCANB MDL17");
+    GEL_WatchAdd("*(long *)0x638E,x","eCANB MDH17");
+}
+hotmenu eCAN_B_Mailbox_18_to_19_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6264,x","eCANB LAM18");
+    GEL_WatchAdd("*(long *)0x62A4,x","eCANB MOTS18");
+    GEL_WatchAdd("*(long *)0x62E4,x","eCANB MOTO18");
+    GEL_WatchAdd("*(long *)0x6390,x","eCANB MID18");
+    GEL_WatchAdd("*(long *)0x6392,x","eCANB MCF18");
+    GEL_WatchAdd("*(long *)0x6394,x","eCANB MDL18");
+    GEL_WatchAdd("*(long *)0x6396,x","eCANB MDH18");
+
+    GEL_WatchAdd("*(long *)0x6266,x","eCANB LAM19");
+    GEL_WatchAdd("*(long *)0x62A6,x","eCANB MOTS19");
+    GEL_WatchAdd("*(long *)0x62E6,x","eCANB MOTO19");
+    GEL_WatchAdd("*(long *)0x6398,x","eCANB MID19");
+    GEL_WatchAdd("*(long *)0x639A,x","eCANB MCF19");
+    GEL_WatchAdd("*(long *)0x639C,x","eCANB MDL19");
+    GEL_WatchAdd("*(long *)0x639E,x","eCANB MDH19");
+}
+hotmenu eCAN_B_Mailbox_20_to_21_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6268,x","eCANB LAM20");
+    GEL_WatchAdd("*(long *)0x62A8,x","eCANB MOTS20");
+    GEL_WatchAdd("*(long *)0x62E8,x","eCANB MOTO20");
+    GEL_WatchAdd("*(long *)0x63A0,x","eCANB MID20");
+    GEL_WatchAdd("*(long *)0x63A2,x","eCANB MCF20");
+    GEL_WatchAdd("*(long *)0x63A4,x","eCANB MDL20");
+    GEL_WatchAdd("*(long *)0x63A6,x","eCANB MDH20");
+
+    GEL_WatchAdd("*(long *)0x626A,x","eCANB LAM21");
+    GEL_WatchAdd("*(long *)0x62AA,x","eCANB MOTS21");
+    GEL_WatchAdd("*(long *)0x62EA,x","eCANB MOTO21");
+    GEL_WatchAdd("*(long *)0x63A8,x","eCANB MID21");
+    GEL_WatchAdd("*(long *)0x63AA,x","eCANB MCF21");
+    GEL_WatchAdd("*(long *)0x63AC,x","eCANB MDL21");
+    GEL_WatchAdd("*(long *)0x63AE,x","eCANB MDH21");
+}
+hotmenu eCAN_B_Mailbox_22_to_23_Regs()
+{
+    GEL_WatchAdd("*(long *)0x626C,x","eCANB LAM22");
+    GEL_WatchAdd("*(long *)0x62AC,x","eCANB MOTS22");
+    GEL_WatchAdd("*(long *)0x62EC,x","eCANB MOTO22");
+    GEL_WatchAdd("*(long *)0x63B0,x","eCANB MID22");
+    GEL_WatchAdd("*(long *)0x63B2,x","eCANB MCF22");
+    GEL_WatchAdd("*(long *)0x63B4,x","eCANB MDL22");
+    GEL_WatchAdd("*(long *)0x63B6,x","eCANB MDH22");
+
+    GEL_WatchAdd("*(long *)0x626E,x","eCANB LAM23");
+    GEL_WatchAdd("*(long *)0x62AE,x","eCANB MOTS23");
+    GEL_WatchAdd("*(long *)0x62EE,x","eCANB MOTO23");
+    GEL_WatchAdd("*(long *)0x63B8,x","eCANB MID23");
+    GEL_WatchAdd("*(long *)0x63BA,x","eCANB MCF23");
+    GEL_WatchAdd("*(long *)0x63BC,x","eCANB MDL23");
+    GEL_WatchAdd("*(long *)0x63BE,x","eCANB MDH23");
+}
+hotmenu eCAN_B_Mailbox_24_to_25_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6270,x","eCANB LAM24");
+    GEL_WatchAdd("*(long *)0x62B0,x","eCANB MOTS24");
+    GEL_WatchAdd("*(long *)0x62F0,x","eCANB MOTO24");
+    GEL_WatchAdd("*(long *)0x63C0,x","eCANB MID24");
+    GEL_WatchAdd("*(long *)0x63C2,x","eCANB MCF24");
+    GEL_WatchAdd("*(long *)0x63C4,x","eCANB MDL24");
+    GEL_WatchAdd("*(long *)0x63C6,x","eCANB MDH24");
+
+    GEL_WatchAdd("*(long *)0x6272,x","eCANB LAM25");
+    GEL_WatchAdd("*(long *)0x62B2,x","eCANB MOTS25");
+    GEL_WatchAdd("*(long *)0x62F2,x","eCANB MOTO25");
+    GEL_WatchAdd("*(long *)0x63C8,x","eCANB MID25");
+    GEL_WatchAdd("*(long *)0x63CA,x","eCANB MCF25");
+    GEL_WatchAdd("*(long *)0x63CC,x","eCANB MDL25");
+    GEL_WatchAdd("*(long *)0x63CE,x","eCANB MDH25");
+}
+hotmenu eCAN_B_Mailbox_26_to_27_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6274,x","eCANB LAM26");
+    GEL_WatchAdd("*(long *)0x62B4,x","eCANB MOTS26");
+    GEL_WatchAdd("*(long *)0x62F4,x","eCANB MOTO26");
+    GEL_WatchAdd("*(long *)0x63D0,x","eCANB MID26");
+    GEL_WatchAdd("*(long *)0x63D2,x","eCANB MCF26");
+    GEL_WatchAdd("*(long *)0x63D4,x","eCANB MDL26");
+    GEL_WatchAdd("*(long *)0x63D6,x","eCANB MDH26");
+
+    GEL_WatchAdd("*(long *)0x6276,x","eCANB LAM27");
+    GEL_WatchAdd("*(long *)0x62B6,x","eCANB MOTS27");
+    GEL_WatchAdd("*(long *)0x62F6,x","eCANB MOTO27");
+    GEL_WatchAdd("*(long *)0x63D8,x","eCANB MID27");
+    GEL_WatchAdd("*(long *)0x63DA,x","eCANB MCF27");
+    GEL_WatchAdd("*(long *)0x63DC,x","eCANB MDL27");
+    GEL_WatchAdd("*(long *)0x63DE,x","eCANB MDH27");
+}
+hotmenu eCAN_B_Mailbox_28_to_29_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6278,x","eCANB LAM28");
+    GEL_WatchAdd("*(long *)0x62B8,x","eCANB MOTS28");
+    GEL_WatchAdd("*(long *)0x62F8,x","eCANB MOTO28");
+    GEL_WatchAdd("*(long *)0x63E0,x","eCANB MID28");
+    GEL_WatchAdd("*(long *)0x63E2,x","eCANB MCF28");
+    GEL_WatchAdd("*(long *)0x63E4,x","eCANB MDL28");
+    GEL_WatchAdd("*(long *)0x63E6,x","eCANB MDH28");
+
+    GEL_WatchAdd("*(long *)0x627A,x","eCANB LAM29");
+    GEL_WatchAdd("*(long *)0x62BA,x","eCANB MOTS29");
+    GEL_WatchAdd("*(long *)0x62FA,x","eCANB MOTO29");
+    GEL_WatchAdd("*(long *)0x63E8,x","eCANB MID29");
+    GEL_WatchAdd("*(long *)0x63EA,x","eCANB MCF29");
+    GEL_WatchAdd("*(long *)0x63EC,x","eCANB MDL29");
+    GEL_WatchAdd("*(long *)0x63EE,x","eCANB MDH29");
+}
+hotmenu eCAN_B_Mailbox_30_to_31_Regs()
+{
+    GEL_WatchAdd("*(long *)0x627C,x","eCANB LAM30");
+    GEL_WatchAdd("*(long *)0x62BC,x","eCANB MOTS30");
+    GEL_WatchAdd("*(long *)0x62FC,x","eCANB MOTO30");
+    GEL_WatchAdd("*(long *)0x63F0,x","eCANB MID30");
+    GEL_WatchAdd("*(long *)0x63F2,x","eCANB MCF30");
+    GEL_WatchAdd("*(long *)0x63F4,x","eCANB MDL30");
+    GEL_WatchAdd("*(long *)0x63F6,x","eCANB MDH30");
+
+    GEL_WatchAdd("*(long *)0x627E,x","eCANB LAM31");
+    GEL_WatchAdd("*(long *)0x62BE,x","eCANB MOTS31");
+    GEL_WatchAdd("*(long *)0x62FE,x","eCANB MOTO31");
+    GEL_WatchAdd("*(long *)0x63F8,x","eCANB MID31");
+    GEL_WatchAdd("*(long *)0x63FA,x","eCANB MCF31");
+    GEL_WatchAdd("*(long *)0x63FC,x","eCANB MDL31");
+    GEL_WatchAdd("*(long *)0x63FE,x","eCANB MDH31");
+}
+
+
+/********************************************************************/
+/* Enhanced Capture Registers                                       */
+/********************************************************************/
+menuitem "Watch eCAP Registers";
+
+hotmenu eCAP1_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6A00,x","eCAP1 TSCNT");
+    GEL_WatchAdd("*(long *)0x6A02,x","eCAP1 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6A04,x","eCAP1 CAP1");
+    GEL_WatchAdd("*(long *)0x6A06,x","eCAP1 CAP2");
+    GEL_WatchAdd("*(long *)0x6A08,x","eCAP1 CAP3");
+    GEL_WatchAdd("*(long *)0x6A0A,x","eCAP1 CAP4");
+    GEL_WatchAdd("*0x6A14,x","eCAP1 ECCTL1");
+    GEL_WatchAdd("*0x6A15,x","eCAP1 ECCTL2");
+    GEL_WatchAdd("*0x6A16,x","eCAP1 ECEINT");
+    GEL_WatchAdd("*0x6A17,x","eCAP1 ECFLG");
+    GEL_WatchAdd("*0x6A18,x","eCAP1 ECCLR");
+    GEL_WatchAdd("*0x6A19,x","eCAP1 ECFRC");
+}
+hotmenu eCAP2_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6A20,x","eCAP2 TSCNT");
+    GEL_WatchAdd("*(long *)0x6A22,x","eCAP2 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6A24,x","eCAP2 CAP1");
+    GEL_WatchAdd("*(long *)0x6A26,x","eCAP2 CAP2");
+    GEL_WatchAdd("*(long *)0x6A28,x","eCAP2 CAP3");
+    GEL_WatchAdd("*(long *)0x6A2A,x","eCAP2 CAP4");
+    GEL_WatchAdd("*0x6A34,x","eCAP2 ECCTL1");
+    GEL_WatchAdd("*0x6A35,x","eCAP2 ECCTL2");
+    GEL_WatchAdd("*0x6A36,x","eCAP2 ECEINT");
+    GEL_WatchAdd("*0x6A37,x","eCAP2 ECFLG");
+    GEL_WatchAdd("*0x6A38,x","eCAP2 ECCLR");
+    GEL_WatchAdd("*0x6A39,x","eCAP2 ECFRC");
+}
+hotmenu eCAP3_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6A40,x","eCAP3 TSCNT");
+    GEL_WatchAdd("*(long *)0x6A42,x","eCAP3 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6A44,x","eCAP3 CAP1");
+    GEL_WatchAdd("*(long *)0x6A46,x","eCAP3 CAP2");
+    GEL_WatchAdd("*(long *)0x6A48,x","eCAP3 CAP3");
+    GEL_WatchAdd("*(long *)0x6A4A,x","eCAP3 CAP4");
+    GEL_WatchAdd("*0x6A54,x","eCAP3 ECCTL1");
+    GEL_WatchAdd("*0x6A55,x","eCAP3 ECCTL2");
+    GEL_WatchAdd("*0x6A56,x","eCAP3 ECEINT");
+    GEL_WatchAdd("*0x6A57,x","eCAP3 ECFLG");
+    GEL_WatchAdd("*0x6A58,x","eCAP3 ECCLR");
+    GEL_WatchAdd("*0x6A59,x","eCAP3 ECFRC");
+}
+hotmenu eCAP4_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6A60,x","eCAP4 TSCNT");
+    GEL_WatchAdd("*(long *)0x6A62,x","eCAP4 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6A64,x","eCAP4 CAP1");
+    GEL_WatchAdd("*(long *)0x6A66,x","eCAP4 CAP2");
+    GEL_WatchAdd("*(long *)0x6A68,x","eCAP4 CAP3");
+    GEL_WatchAdd("*(long *)0x6A6A,x","eCAP4 CAP4");
+    GEL_WatchAdd("*0x6A74,x","eCAP4 ECCTL1");
+    GEL_WatchAdd("*0x6A75,x","eCAP4 ECCTL2");
+    GEL_WatchAdd("*0x6A76,x","eCAP4 ECEINT");
+    GEL_WatchAdd("*0x6A77,x","eCAP4 ECFLG");
+    GEL_WatchAdd("*0x6A78,x","eCAP4 ECCLR");
+    GEL_WatchAdd("*0x6A79,x","eCAP4 ECFRC");
+}
+
+/********************************************************************/
+/* Enhanced PWM Registers                                           */
+/********************************************************************/
+menuitem "Watch ePWM Registers";
+
+hotmenu ePWM1_All_Regs()
+{
+    GEL_WatchAdd("*0x6800,x","ePWM1 TBCTL");
+    GEL_WatchAdd("*0x6801,x","ePWM1 TBSTS");
+    GEL_WatchAdd("*0x6802,x","ePWM1 TBPHSHR");
+    GEL_WatchAdd("*0x6803,x","ePWM1 TBPHS");
+    GEL_WatchAdd("*0x6804,x","ePWM1 TBCTR");
+    GEL_WatchAdd("*0x6805,x","ePWM1 TBPRD");
+    GEL_WatchAdd("*0x6807,x","ePWM1 CMPCTL");
+    GEL_WatchAdd("*0x6808,x","ePWM1 CMPAHR");
+    GEL_WatchAdd("*0x6809,x","ePWM1 CMPA");
+    GEL_WatchAdd("*0x680A,x","ePWM1 CMPB");
+    GEL_WatchAdd("*0x680B,x","ePWM1 AQCTLA");
+    GEL_WatchAdd("*0x680C,x","ePWM1 AQCTLB");
+    GEL_WatchAdd("*0x680D,x","ePWM1 AQSFRC");
+    GEL_WatchAdd("*0x680E,x","ePWM1 AQCSFRC");
+    GEL_WatchAdd("*0x680F,x","ePWM1 DBCTL");
+    GEL_WatchAdd("*0x6810,x","ePWM1 DBRED");
+    GEL_WatchAdd("*0x6811,x","ePWM1 DBFED");
+    GEL_WatchAdd("*0x6812,x","ePWM1 TZSEL");
+    GEL_WatchAdd("*0x6813,x","ePWM1 TZDCSEL");
+    GEL_WatchAdd("*0x6814,x","ePWM1 TZCTL");
+    GEL_WatchAdd("*0x6815,x","ePWM1 TZEINT");
+    GEL_WatchAdd("*0x6816,x","ePWM1 TZFLG");
+    GEL_WatchAdd("*0x6817,x","ePWM1 TZCLR");
+    GEL_WatchAdd("*0x6818,x","ePWM1 TZFRC");
+    GEL_WatchAdd("*0x6819,x","ePWM1 ETSEL");
+    GEL_WatchAdd("*0x681A,x","ePWM1 ETPS");
+    GEL_WatchAdd("*0x681B,x","ePWM1 ETFLG");
+    GEL_WatchAdd("*0x681C,x","ePWM1 ETCLR");
+    GEL_WatchAdd("*0x681D,x","ePWM1 ETFRC");
+    GEL_WatchAdd("*0x681E,x","ePWM1 PCCTL");
+    GEL_WatchAdd("*0x6820,x","ePWM1 HRCNFG");
+}
+hotmenu ePWM1_TB_Regs()
+{
+    GEL_WatchAdd("*0x6800,x","ePWM1 TBCTL");
+    GEL_WatchAdd("*0x6801,x","ePWM1 TBSTS");
+    GEL_WatchAdd("*0x6802,x","ePWM1 TBPHSHR");
+    GEL_WatchAdd("*0x6803,x","ePWM1 TBPHS");
+    GEL_WatchAdd("*0x6804,x","ePWM1 TBCTR");
+    GEL_WatchAdd("*0x6805,x","ePWM1 TBPRD");
+}
+hotmenu ePWM1_CMP_Regs()
+{
+    GEL_WatchAdd("*0x6807,x","ePWM1 CMPCTL");
+    GEL_WatchAdd("*0x6808,x","ePWM1 CMPAHR");
+    GEL_WatchAdd("*0x6809,x","ePWM1 CMPA");
+    GEL_WatchAdd("*0x680A,x","ePWM1 CMPB");
+}
+hotmenu ePWM1_AQ_Regs()
+{
+    GEL_WatchAdd("*0x680B,x","ePWM1 AQCTLA");
+    GEL_WatchAdd("*0x680C,x","ePWM1 AQCTLB");
+    GEL_WatchAdd("*0x680D,x","ePWM1 AQSFRC");
+    GEL_WatchAdd("*0x680E,x","ePWM1 AQCSFRC");
+}
+hotmenu ePWM1_DB_Regs()
+{
+    GEL_WatchAdd("*0x680F,x","ePWM1 DBCTL");
+    GEL_WatchAdd("*0x6810,x","ePWM1 DBRED");
+    GEL_WatchAdd("*0x6811,x","ePWM1 DBFED");
+}
+hotmenu ePWM1_TZ_Regs()
+{
+    GEL_WatchAdd("*0x6812,x","ePWM1 TZSEL");
+    GEL_WatchAdd("*0x6814,x","ePWM1 TZCTL");
+    GEL_WatchAdd("*0x6815,x","ePWM1 TZEINT");
+    GEL_WatchAdd("*0x6816,x","ePWM1 TZFLG");
+    GEL_WatchAdd("*0x6817,x","ePWM1 TZCLR");
+    GEL_WatchAdd("*0x6818,x","ePWM1 TZFRC");
+}
+hotmenu ePWM1_ET_Regs()
+{
+    GEL_WatchAdd("*0x6819,x","ePWM1 ETSEL");
+    GEL_WatchAdd("*0x681A,x","ePWM1 ETPS");
+    GEL_WatchAdd("*0x681B,x","ePWM1 ETFLG");
+    GEL_WatchAdd("*0x681C,x","ePWM1 ETCLR");
+    GEL_WatchAdd("*0x681D,x","ePWM1 ETFRC");
+}
+hotmenu ePWM2_All_Regs()
+{
+    GEL_WatchAdd("*0x6840,x","ePWM2 TBCTL");
+    GEL_WatchAdd("*0x6841,x","ePWM2 TBSTS");
+    GEL_WatchAdd("*0x6842,x","ePWM2 TBPHSHR");
+    GEL_WatchAdd("*0x6843,x","ePWM2 TBPHS");
+    GEL_WatchAdd("*0x6844,x","ePWM2 TBCTR");
+    GEL_WatchAdd("*0x6845,x","ePWM2 TBPRD");
+    GEL_WatchAdd("*0x6847,x","ePWM2 CMPCTL");
+    GEL_WatchAdd("*0x6848,x","ePWM2 CMPAHR");
+    GEL_WatchAdd("*0x6849,x","ePWM2 CMPA");
+    GEL_WatchAdd("*0x684A,x","ePWM2 CMPB");
+    GEL_WatchAdd("*0x684B,x","ePWM2 AQCTLA");
+    GEL_WatchAdd("*0x684C,x","ePWM2 AQCTLB");
+    GEL_WatchAdd("*0x684D,x","ePWM2 AQSFRC");
+    GEL_WatchAdd("*0x684E,x","ePWM2 AQCSFRC");
+    GEL_WatchAdd("*0x684F,x","ePWM2 DBCTL");
+    GEL_WatchAdd("*0x6850,x","ePWM2 DBRED");
+    GEL_WatchAdd("*0x6851,x","ePWM2 DBFED");
+    GEL_WatchAdd("*0x6852,x","ePWM2 TZSEL");
+    GEL_WatchAdd("*0x6853,x","ePWM2 TZDCSEL");
+    GEL_WatchAdd("*0x6854,x","ePWM2 TZCTL");
+    GEL_WatchAdd("*0x6855,x","ePWM2 TZEINT");
+    GEL_WatchAdd("*0x6856,x","ePWM2 TZFLG");
+    GEL_WatchAdd("*0x6857,x","ePWM2 TZCLR");
+    GEL_WatchAdd("*0x6858,x","ePWM2 TZFRC");
+    GEL_WatchAdd("*0x6859,x","ePWM2 ETSEL");
+    GEL_WatchAdd("*0x685A,x","ePWM2 ETPS");
+    GEL_WatchAdd("*0x685B,x","ePWM2 ETFLG");
+    GEL_WatchAdd("*0x685C,x","ePWM2 ETCLR");
+    GEL_WatchAdd("*0x685D,x","ePWM2 ETFRC");
+    GEL_WatchAdd("*0x685E,x","ePWM2 PCCTL");
+    GEL_WatchAdd("*0x6860,x","ePWM2 HRCNFG");
+}
+hotmenu ePWM2_TB_Regs()
+{
+    GEL_WatchAdd("*0x6840,x","ePWM2 TBCTL");
+    GEL_WatchAdd("*0x6841,x","ePWM2 TBSTS");
+    GEL_WatchAdd("*0x6842,x","ePWM2 TBPHSHR");
+    GEL_WatchAdd("*0x6843,x","ePWM2 TBPHS");
+    GEL_WatchAdd("*0x6844,x","ePWM2 TBCTR");
+    GEL_WatchAdd("*0x6845,x","ePWM2 TBPRD");
+}
+hotmenu ePWM2_CMP_Regs()
+{
+    GEL_WatchAdd("*0x6847,x","ePWM2 CMPCTL");
+    GEL_WatchAdd("*0x6848,x","ePWM2 CMPAHR");
+    GEL_WatchAdd("*0x6849,x","ePWM2 CMPA");
+    GEL_WatchAdd("*0x684A,x","ePWM2 CMPB");
+}
+hotmenu ePWM2_AQ_Regs()
+{
+    GEL_WatchAdd("*0x684B,x","ePWM2 AQCTLA");
+    GEL_WatchAdd("*0x684C,x","ePWM2 AQCTLB");
+    GEL_WatchAdd("*0x684D,x","ePWM2 AQSFRC");
+    GEL_WatchAdd("*0x684E,x","ePWM2 AQCSFRC");
+}
+hotmenu ePWM2_DB_Regs()
+{
+    GEL_WatchAdd("*0x684F,x","ePWM2 DBCTL");
+    GEL_WatchAdd("*0x6850,x","ePWM2 DBRED");
+    GEL_WatchAdd("*0x6851,x","ePWM2 DBFED");
+}
+hotmenu ePWM2_TZ_Regs()
+{
+    GEL_WatchAdd("*0x6852,x","ePWM2 TZSEL");
+    GEL_WatchAdd("*0x6854,x","ePWM2 TZCTL");
+    GEL_WatchAdd("*0x6855,x","ePWM2 TZEINT");
+    GEL_WatchAdd("*0x6856,x","ePWM2 TZFLG");
+    GEL_WatchAdd("*0x6857,x","ePWM2 TZCLR");
+    GEL_WatchAdd("*0x6858,x","ePWM2 TZFRC");
+}
+hotmenu ePWM2_ET_Regs()
+{
+    GEL_WatchAdd("*0x6859,x","ePWM2 ETSEL");
+    GEL_WatchAdd("*0x685A,x","ePWM2 ETPS");
+    GEL_WatchAdd("*0x685B,x","ePWM2 ETFLG");
+    GEL_WatchAdd("*0x685C,x","ePWM2 ETCLR");
+    GEL_WatchAdd("*0x685D,x","ePWM2 ETFRC");
+}
+hotmenu ePWM3_All_Regs()
+{
+    GEL_WatchAdd("*0x6880,x","ePWM3 TBCTL");
+    GEL_WatchAdd("*0x6881,x","ePWM3 TBSTS");
+    GEL_WatchAdd("*0x6882,x","ePWM3 TBPHSHR");
+    GEL_WatchAdd("*0x6883,x","ePWM3 TBPHS");
+    GEL_WatchAdd("*0x6884,x","ePWM3 TBCTR");
+    GEL_WatchAdd("*0x6885,x","ePWM3 TBPRD");
+    GEL_WatchAdd("*0x6887,x","ePWM3 CMPCTL");
+    GEL_WatchAdd("*0x6888,x","ePWM3 CMPAHR");
+    GEL_WatchAdd("*0x6889,x","ePWM3 CMPA");
+    GEL_WatchAdd("*0x688A,x","ePWM3 CMPB");
+    GEL_WatchAdd("*0x688B,x","ePWM3 AQCTLA");
+    GEL_WatchAdd("*0x688C,x","ePWM3 AQCTLB");
+    GEL_WatchAdd("*0x688D,x","ePWM3 AQSFRC");
+    GEL_WatchAdd("*0x688E,x","ePWM3 AQCSFRC");
+    GEL_WatchAdd("*0x688F,x","ePWM3 DBCTL");
+    GEL_WatchAdd("*0x6890,x","ePWM3 DBRED");
+    GEL_WatchAdd("*0x6891,x","ePWM3 DBFED");
+    GEL_WatchAdd("*0x6892,x","ePWM3 TZSEL");
+    GEL_WatchAdd("*0x6893,x","ePWM3 TZDCSEL");
+    GEL_WatchAdd("*0x6894,x","ePWM3 TZCTL");
+    GEL_WatchAdd("*0x6895,x","ePWM3 TZEINT");
+    GEL_WatchAdd("*0x6896,x","ePWM3 TZFLG");
+    GEL_WatchAdd("*0x6897,x","ePWM3 TZCLR");
+    GEL_WatchAdd("*0x6898,x","ePWM3 TZFRC");
+    GEL_WatchAdd("*0x6899,x","ePWM3 ETSEL");
+    GEL_WatchAdd("*0x689A,x","ePWM3 ETPS");
+    GEL_WatchAdd("*0x689B,x","ePWM3 ETFLG");
+    GEL_WatchAdd("*0x689C,x","ePWM3 ETCLR");
+    GEL_WatchAdd("*0x689D,x","ePWM3 ETFRC");
+    GEL_WatchAdd("*0x689E,x","ePWM3 PCCTL");
+    GEL_WatchAdd("*0x68A0,x","ePWM3 HRCNFG");
+}
+hotmenu ePWM3_TB_Regs()
+{
+    GEL_WatchAdd("*0x6880,x","ePWM3 TBCTL");
+    GEL_WatchAdd("*0x6881,x","ePWM3 TBSTS");
+    GEL_WatchAdd("*0x6882,x","ePWM3 TBPHSHR");
+    GEL_WatchAdd("*0x6883,x","ePWM3 TBPHS");
+    GEL_WatchAdd("*0x6884,x","ePWM3 TBCTR");
+    GEL_WatchAdd("*0x6885,x","ePWM3 TBPRD");
+}
+hotmenu ePWM3_CMP_Regs()
+{
+    GEL_WatchAdd("*0x6887,x","ePWM3 CMPCTL");
+    GEL_WatchAdd("*0x6888,x","ePWM3 CMPAHR");
+    GEL_WatchAdd("*0x6889,x","ePWM3 CMPA");
+    GEL_WatchAdd("*0x688A,x","ePWM3 CMPB");
+}
+hotmenu ePWM3_AQ_Regs()
+{
+    GEL_WatchAdd("*0x688B,x","ePWM3 AQCTLA");
+    GEL_WatchAdd("*0x688C,x","ePWM3 AQCTLB");
+    GEL_WatchAdd("*0x688D,x","ePWM3 AQSFRC");
+    GEL_WatchAdd("*0x688E,x","ePWM3 AQCSFRC");
+}
+hotmenu ePWM3_DB_Regs()
+{
+    GEL_WatchAdd("*0x688F,x","ePWM3 DBCTL");
+    GEL_WatchAdd("*0x6890,x","ePWM3 DBRED");
+    GEL_WatchAdd("*0x6891,x","ePWM3 DBFED");
+}
+hotmenu ePWM3_TZ_Regs()
+{
+    GEL_WatchAdd("*0x6892,x","ePWM3 TZSEL");
+    GEL_WatchAdd("*0x6894,x","ePWM3 TZCTL");
+    GEL_WatchAdd("*0x6895,x","ePWM3 TZEINT");
+    GEL_WatchAdd("*0x6896,x","ePWM3 TZFLG");
+    GEL_WatchAdd("*0x6897,x","ePWM3 TZCLR");
+    GEL_WatchAdd("*0x6898,x","ePWM3 TZFRC");
+}
+hotmenu ePWM3_ET_Regs()
+{
+    GEL_WatchAdd("*0x6899,x","ePWM3 ETSEL");
+    GEL_WatchAdd("*0x689A,x","ePWM3 ETPS");
+    GEL_WatchAdd("*0x689B,x","ePWM3 ETFLG");
+    GEL_WatchAdd("*0x689C,x","ePWM3 ETCLR");
+    GEL_WatchAdd("*0x689D,x","ePWM3 ETFRC");
+}
+hotmenu ePWM4_All_Regs()
+{
+    GEL_WatchAdd("*0x68C0,x","ePWM4 TBCTL");
+    GEL_WatchAdd("*0x68C1,x","ePWM4 TBSTS");
+    GEL_WatchAdd("*0x68C2,x","ePWM4 TBPHSHR");
+    GEL_WatchAdd("*0x68C3,x","ePWM4 TBPHS");
+    GEL_WatchAdd("*0x68C4,x","ePWM4 TBCTR");
+    GEL_WatchAdd("*0x68C5,x","ePWM4 TBPRD");
+    GEL_WatchAdd("*0x68C7,x","ePWM4 CMPCTL");
+    GEL_WatchAdd("*0x68C8,x","ePWM4 CMPAHR");
+    GEL_WatchAdd("*0x68C9,x","ePWM4 CMPA");
+    GEL_WatchAdd("*0x68CA,x","ePWM4 CMPB");
+    GEL_WatchAdd("*0x68CB,x","ePWM4 AQCTLA");
+    GEL_WatchAdd("*0x68CC,x","ePWM4 AQCTLB");
+    GEL_WatchAdd("*0x68CD,x","ePWM4 AQSFRC");
+    GEL_WatchAdd("*0x68CE,x","ePWM4 AQCSFRC");
+    GEL_WatchAdd("*0x68CF,x","ePWM4 DBCTL");
+    GEL_WatchAdd("*0x68D0,x","ePWM4 DBRED");
+    GEL_WatchAdd("*0x68D1,x","ePWM4 DBFED");
+    GEL_WatchAdd("*0x68D2,x","ePWM4 TZSEL");
+    GEL_WatchAdd("*0x68D3,x","ePWM4 TZDCSEL");
+    GEL_WatchAdd("*0x68D4,x","ePWM4 TZCTL");
+    GEL_WatchAdd("*0x68D5,x","ePWM4 TZEINT");
+    GEL_WatchAdd("*0x68D6,x","ePWM4 TZFLG");
+    GEL_WatchAdd("*0x68D7,x","ePWM4 TZCLR");
+    GEL_WatchAdd("*0x68D8,x","ePWM4 TZFRC");
+    GEL_WatchAdd("*0x68D9,x","ePWM4 ETSEL");
+    GEL_WatchAdd("*0x68DA,x","ePWM4 ETPS");
+    GEL_WatchAdd("*0x68DB,x","ePWM4 ETFLG");
+    GEL_WatchAdd("*0x68DC,x","ePWM4 ETCLR");
+    GEL_WatchAdd("*0x68DD,x","ePWM4 ETFRC");
+    GEL_WatchAdd("*0x68DE,x","ePWM4 PCCTL");
+    GEL_WatchAdd("*0x68E0,x","ePWM4 HRCNFG");
+}
+hotmenu ePWM4_TB_Regs()
+{
+    GEL_WatchAdd("*0x68C0,x","ePWM4 TBCTL");
+    GEL_WatchAdd("*0x68C1,x","ePWM4 TBSTS");
+    GEL_WatchAdd("*0x68C2,x","ePWM4 TBPHSHR");
+    GEL_WatchAdd("*0x68C3,x","ePWM4 TBPHS");
+    GEL_WatchAdd("*0x68C4,x","ePWM4 TBCTR");
+    GEL_WatchAdd("*0x68C5,x","ePWM4 TBPRD");
+}
+hotmenu ePWM4_CMP_Regs()
+{
+    GEL_WatchAdd("*0x68C7,x","ePWM4 CMPCTL");
+    GEL_WatchAdd("*0x68C8,x","ePWM4 CMPAHR");
+    GEL_WatchAdd("*0x68C9,x","ePWM4 CMPA");
+    GEL_WatchAdd("*0x68CA,x","ePWM4 CMPB");
+}
+hotmenu ePWM4_AQ_Regs()
+{
+    GEL_WatchAdd("*0x68CB,x","ePWM4 AQCTLA");
+    GEL_WatchAdd("*0x68CC,x","ePWM4 AQCTLB");
+    GEL_WatchAdd("*0x68CD,x","ePWM4 AQSFRC");
+    GEL_WatchAdd("*0x68CE,x","ePWM4 AQCSFRC");
+}
+hotmenu ePWM4_DB_Regs()
+{
+    GEL_WatchAdd("*0x68CF,x","ePWM4 DBCTL");
+    GEL_WatchAdd("*0x68D0,x","ePWM4 DBRED");
+    GEL_WatchAdd("*0x68D1,x","ePWM4 DBFED"); 
+}
+hotmenu ePWM4_TZ_Regs()
+{
+    GEL_WatchAdd("*0x68D2,x","ePWM4 TZSEL");
+    GEL_WatchAdd("*0x68D4,x","ePWM4 TZCTL");
+    GEL_WatchAdd("*0x68D5,x","ePWM4 TZEINT");
+    GEL_WatchAdd("*0x68D6,x","ePWM4 TZFLG");
+    GEL_WatchAdd("*0x68D7,x","ePWM4 TZCLR");
+    GEL_WatchAdd("*0x68D8,x","ePWM4 TZFRC");
+}
+hotmenu ePWM4_ET_Regs()
+{
+    GEL_WatchAdd("*0x68D9,x","ePWM4 ETSEL");
+    GEL_WatchAdd("*0x68DA,x","ePWM4 ETPS");
+    GEL_WatchAdd("*0x68DB,x","ePWM4 ETFLG");
+    GEL_WatchAdd("*0x68DC,x","ePWM4 ETCLR");
+    GEL_WatchAdd("*0x68DD,x","ePWM4 ETFRC");
+}
+hotmenu ePWM5_All_Regs()
+{
+    GEL_WatchAdd("*0x6900,x","ePWM5 TBCTL");
+    GEL_WatchAdd("*0x6901,x","ePWM5 TBSTS");
+    GEL_WatchAdd("*0x6903,x","ePWM5 TBPHS");
+    GEL_WatchAdd("*0x6904,x","ePWM5 TBCTR");
+    GEL_WatchAdd("*0x6905,x","ePWM5 TBPRD");
+    GEL_WatchAdd("*0x6907,x","ePWM5 CMPCTL");
+    GEL_WatchAdd("*0x6909,x","ePWM5 CMPA");
+    GEL_WatchAdd("*0x690A,x","ePWM5 CMPB");
+    GEL_WatchAdd("*0x690B,x","ePWM5 AQCTLA");
+    GEL_WatchAdd("*0x690C,x","ePWM5 AQCTLB");
+    GEL_WatchAdd("*0x690D,x","ePWM5 AQSFRC");
+    GEL_WatchAdd("*0x690E,x","ePWM5 AQCSFRC");
+    GEL_WatchAdd("*0x690F,x","ePWM5 DBCTL");
+    GEL_WatchAdd("*0x6910,x","ePWM5 DBRED");
+    GEL_WatchAdd("*0x6911,x","ePWM5 DBFED");
+    GEL_WatchAdd("*0x6912,x","ePWM5 TZSEL");
+    GEL_WatchAdd("*0x6913,x","ePWM5 TZDCSEL");
+    GEL_WatchAdd("*0x6914,x","ePWM5 TZCTL");
+    GEL_WatchAdd("*0x6915,x","ePWM5 TZEINT");
+    GEL_WatchAdd("*0x6916,x","ePWM5 TZFLG");
+    GEL_WatchAdd("*0x6917,x","ePWM5 TZCLR");
+    GEL_WatchAdd("*0x6918,x","ePWM5 TZFRC");
+    GEL_WatchAdd("*0x6919,x","ePWM5 ETSEL");
+    GEL_WatchAdd("*0x691A,x","ePWM5 ETPS");
+    GEL_WatchAdd("*0x691B,x","ePWM5 ETFLG");
+    GEL_WatchAdd("*0x691C,x","ePWM5 ETCLR");
+    GEL_WatchAdd("*0x691D,x","ePWM5 ETFRC");
+    GEL_WatchAdd("*0x691E,x","ePWM5 PCCTL");
+}
+hotmenu ePWM5_TB_Regs()
+{
+    GEL_WatchAdd("*0x6900,x","ePWM5 TBCTL");
+    GEL_WatchAdd("*0x6901,x","ePWM5 TBSTS");
+    GEL_WatchAdd("*0x6903,x","ePWM5 TBPHS");
+    GEL_WatchAdd("*0x6904,x","ePWM5 TBCTR");
+    GEL_WatchAdd("*0x6905,x","ePWM5 TBPRD");
+}
+hotmenu ePWM5_CMP_Regs()
+{
+    GEL_WatchAdd("*0x6907,x","ePWM5 CMPCTL");
+    GEL_WatchAdd("*0x6909,x","ePWM5 CMPA");
+    GEL_WatchAdd("*0x690A,x","ePWM5 CMPB");
+}
+hotmenu ePWM5_AQ_Regs()
+{
+    GEL_WatchAdd("*0x690B,x","ePWM5 AQCTLA");
+    GEL_WatchAdd("*0x690C,x","ePWM5 AQCTLB");
+    GEL_WatchAdd("*0x690D,x","ePWM5 AQSFRC");
+    GEL_WatchAdd("*0x690E,x","ePWM5 AQCSFRC");
+}
+hotmenu ePWM5_DB_Regs()
+{
+    GEL_WatchAdd("*0x690F,x","ePWM5 DBCTL");
+    GEL_WatchAdd("*0x6910,x","ePWM5 DBRED");
+    GEL_WatchAdd("*0x6911,x","ePWM5 DBFED"); 
+}
+hotmenu ePWM5_TZ_Regs()
+{
+    GEL_WatchAdd("*0x6912,x","ePWM5 TZSEL");
+    GEL_WatchAdd("*0x6914,x","ePWM5 TZCTL");
+    GEL_WatchAdd("*0x6915,x","ePWM5 TZEINT");
+    GEL_WatchAdd("*0x6916,x","ePWM5 TZFLG");
+    GEL_WatchAdd("*0x6917,x","ePWM5 TZCLR");
+    GEL_WatchAdd("*0x6918,x","ePWM5 TZFRC");
+}
+hotmenu ePWM5_ET_Regs()
+{
+    GEL_WatchAdd("*0x6919,x","ePWM5 ETSEL");
+    GEL_WatchAdd("*0x691A,x","ePWM5 ETPS");
+    GEL_WatchAdd("*0x691B,x","ePWM5 ETFLG");
+    GEL_WatchAdd("*0x691C,x","ePWM5 ETCLR");
+    GEL_WatchAdd("*0x691D,x","ePWM5 ETFRC");
+}
+hotmenu ePWM6_All_Regs()
+{
+    GEL_WatchAdd("*0x6940,x","ePWM6 TBCTL");
+    GEL_WatchAdd("*0x6941,x","ePWM6 TBSTS");
+    GEL_WatchAdd("*0x6943,x","ePWM6 TBPHS");
+    GEL_WatchAdd("*0x6944,x","ePWM6 TBCTR");
+    GEL_WatchAdd("*0x6945,x","ePWM6 TBPRD");
+    GEL_WatchAdd("*0x6947,x","ePWM6 CMPCTL");
+    GEL_WatchAdd("*0x6949,x","ePWM6 CMPA");
+    GEL_WatchAdd("*0x694A,x","ePWM6 CMPB");
+    GEL_WatchAdd("*0x694B,x","ePWM6 AQCTLA");
+    GEL_WatchAdd("*0x694C,x","ePWM6 AQCTLB");
+    GEL_WatchAdd("*0x694D,x","ePWM6 AQSFRC");
+    GEL_WatchAdd("*0x694E,x","ePWM6 AQCSFRC");
+    GEL_WatchAdd("*0x694F,x","ePWM6 DBCTL");
+    GEL_WatchAdd("*0x6950,x","ePWM6 DBRED");
+    GEL_WatchAdd("*0x6951,x","ePWM6 DBFED");
+    GEL_WatchAdd("*0x6952,x","ePWM6 TZSEL");
+    GEL_WatchAdd("*0x6953,x","ePWM6 TZDCSEL");
+    GEL_WatchAdd("*0x6954,x","ePWM6 TZCTL");
+    GEL_WatchAdd("*0x6955,x","ePWM6 TZEINT");
+    GEL_WatchAdd("*0x6956,x","ePWM6 TZFLG");
+    GEL_WatchAdd("*0x6957,x","ePWM6 TZCLR");
+    GEL_WatchAdd("*0x6958,x","ePWM6 TZFRC");
+    GEL_WatchAdd("*0x6959,x","ePWM6 ETSEL");
+    GEL_WatchAdd("*0x695A,x","ePWM6 ETPS");
+    GEL_WatchAdd("*0x695B,x","ePWM6 ETFLG");
+    GEL_WatchAdd("*0x695C,x","ePWM6 ETCLR");
+    GEL_WatchAdd("*0x695D,x","ePWM6 ETFRC");
+    GEL_WatchAdd("*0x695E,x","ePWM6 PCCTL");
+
+}
+hotmenu ePWM6_TB_Regs()
+{
+    GEL_WatchAdd("*0x6940,x","ePWM6 TBCTL");
+    GEL_WatchAdd("*0x6941,x","ePWM6 TBSTS");
+    GEL_WatchAdd("*0x6943,x","ePWM6 TBPHS");
+    GEL_WatchAdd("*0x6944,x","ePWM6 TBCTR");
+    GEL_WatchAdd("*0x6945,x","ePWM6 TBPRD");
+}
+hotmenu ePWM6_CMP_Regs()
+{
+    GEL_WatchAdd("*0x6947,x","ePWM6 CMPCTL");
+    GEL_WatchAdd("*0x6949,x","ePWM6 CMPA");
+    GEL_WatchAdd("*0x694A,x","ePWM6 CMPB");
+}
+hotmenu ePWM6_AQ_Regs()
+{
+    GEL_WatchAdd("*0x694B,x","ePWM6 AQCTLA");
+    GEL_WatchAdd("*0x694C,x","ePWM6 AQCTLB");
+    GEL_WatchAdd("*0x694D,x","ePWM6 AQSFRC");
+    GEL_WatchAdd("*0x694E,x","ePWM6 AQCSFRC");
+}
+hotmenu ePWM6_DB_Regs()
+{
+    GEL_WatchAdd("*0x694F,x","ePWM6 DBCTL");
+    GEL_WatchAdd("*0x6950,x","ePWM6 DBRED");
+    GEL_WatchAdd("*0x6951,x","ePWM6 DBFED");
+}
+hotmenu ePWM6_TZ_Regs()
+{
+    GEL_WatchAdd("*0x6952,x","ePWM6 TZSEL");
+    GEL_WatchAdd("*0x6954,x","ePWM6 TZCTL");
+    GEL_WatchAdd("*0x6955,x","ePWM6 TZEINT");
+    GEL_WatchAdd("*0x6956,x","ePWM6 TZFLG");
+    GEL_WatchAdd("*0x6957,x","ePWM6 TZCLR");
+    GEL_WatchAdd("*0x6958,x","ePWM6 TZFRC");
+}
+hotmenu ePWM6_ET_Regs()
+{
+    GEL_WatchAdd("*0x6959,x","ePWM6 ETSEL");
+    GEL_WatchAdd("*0x695A,x","ePWM6 ETPS");
+    GEL_WatchAdd("*0x695B,x","ePWM6 ETFLG");
+    GEL_WatchAdd("*0x695C,x","ePWM6 ETCLR");
+    GEL_WatchAdd("*0x695D,x","ePWM6 ETFRC");
+}
+
+
+/********************************************************************/
+/* Enhanced EQEP Registers                                          */
+/********************************************************************/
+menuitem "Watch eQEP"
+
+hotmenu eQEP1_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6B00,x","eQEP1 QPOSCNT");
+    GEL_WatchAdd("*(long *)0x6B02,x","eQEP1 QPOSINIT");
+    GEL_WatchAdd("*(long *)0x6B04,x","eQEP1 QPOSMAX");
+    GEL_WatchAdd("*(long *)0x6B06,x","eQEP1 QPOSCMP");
+    GEL_WatchAdd("*(long *)0x6B08,x","eQEP1 QPOSILAT");
+    GEL_WatchAdd("*(long *)0x6B0A,x","eQEP1 QPOSSLAT");
+    GEL_WatchAdd("*(long *)0x6B0C,x","eQEP1 QPOSLAT");
+    GEL_WatchAdd("*(long *)0x6B0E,x","eQEP1 QUTMR");
+    GEL_WatchAdd("*(long *)0x6B10,x","eQEP1 QUPRD");
+    GEL_WatchAdd("*0x6B12,x","eQEP1 QWDTMR");
+    GEL_WatchAdd("*0x6B13,x","eQEP1 QWDPRD");
+    GEL_WatchAdd("*0x6B14,x","eQEP1 QDECCTL");
+    GEL_WatchAdd("*0x6B15,x","eQEP1 QEPCTL");
+    GEL_WatchAdd("*0x6B16,x","eQEP1 QCAPCTL");
+    GEL_WatchAdd("*0x6B17,x","eQEP1 QPOSCTL");
+    GEL_WatchAdd("*0x6B18,x","eQEP1 QEINT");
+    GEL_WatchAdd("*0x6B19,x","eQEP1 QFLG");
+    GEL_WatchAdd("*0x6B1A,x","eQEP1 QCLR");
+    GEL_WatchAdd("*0x6B1B,x","eQEP1 QFRC");
+    GEL_WatchAdd("*0x6B1C,x","eQEP1 QEPSTS");
+    GEL_WatchAdd("*0x6B1D,x","eQEP1 QCTMR");
+    GEL_WatchAdd("*0x6B1E,x","eQEP1 QCPRD");
+    GEL_WatchAdd("*0x6B1F,x","eQEP1 QCTMRLAT");
+    GEL_WatchAdd("*0x6B20,x","eQEP1 QCPRDLAT");
+}
+hotmenu eQEP2_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6B40,x","eQEP2 QPOSCNT");
+    GEL_WatchAdd("*(long *)0x6B42,x","eQEP2 QPOSINIT");
+    GEL_WatchAdd("*(long *)0x6B44,x","eQEP2 QPOSMAX");
+    GEL_WatchAdd("*(long *)0x6B46,x","eQEP2 QPOSCMP");
+    GEL_WatchAdd("*(long *)0x6B48,x","eQEP2 QPOSILAT");
+    GEL_WatchAdd("*(long *)0x6B4A,x","eQEP2 QPOSSLAT");
+    GEL_WatchAdd("*(long *)0x6B4C,x","eQEP2 QPOSLAT");
+    GEL_WatchAdd("(long *)*0x6B4E,x","eQEP2 QUTMR");
+    GEL_WatchAdd("*(long *)0x6B50,x","eQEP2 QUPRD");
+    GEL_WatchAdd("*0x6B52,x","eQEP2 QWDTMR");
+    GEL_WatchAdd("*0x6B53,x","eQEP2 QWDPRD");
+    GEL_WatchAdd("*0x6B54,x","eQEP2 QDECCTL");
+    GEL_WatchAdd("*0x6B55,x","eQEP2 QEPCTL");
+    GEL_WatchAdd("*0x6B56,x","eQEP2 QCAPCTL");
+    GEL_WatchAdd("*0x6B57,x","eQEP2 QPOSCTL");
+    GEL_WatchAdd("*0x6B58,x","eQEP2 QEINT");
+    GEL_WatchAdd("*0x6B59,x","eQEP2 QFLG");
+    GEL_WatchAdd("*0x6B5A,x","eQEP2 QCLR");
+    GEL_WatchAdd("*0x6B5B,x","eQEP2 QFRC");
+    GEL_WatchAdd("*0x6B5C,x","eQEP2 QEPSTS");
+    GEL_WatchAdd("*0x6B5D,x","eQEP2 QCTMR");
+    GEL_WatchAdd("*0x6B5E,x","eQEP2 QCPRD");
+    GEL_WatchAdd("*0x6B5F,x","eQEP2 QCTMRLAT");
+    GEL_WatchAdd("*0x6B60,x","eQEP2 QCPRDLAT");
+}
+
+
+/********************************************************************/
+/* External Interface Registers                                     */
+/********************************************************************/
+menuitem "Watch External Interface Registers";
+
+hotmenu All_External_Interface_Regs()
+{
+    GEL_WatchAdd("*(long *)0x0B20,x","XTIMING0");
+    GEL_WatchAdd("*(long *)0x0B2C,x","XTIMING6");
+    GEL_WatchAdd("*(long *)0x0B2E,x","XTIMING7");
+    GEL_WatchAdd("*(long *)0x0B34,x","XINTCNF2");
+    GEL_WatchAdd("*0x0B38,x","XBANK");
+    GEL_WatchAdd("*0x0B3A,x","XREVISION");
+    GEL_WatchAdd("*0x0B3D,x","XRESET");
+}
+
+/********************************************************************/
+/* External Interrupt Registers                                     */
+/********************************************************************/
+menuitem "Watch External Interrupt Registers";
+
+hotmenu All_XINT_Regs()
+{
+    GEL_WatchAdd("*0x7070,x","XINT1CR");
+    GEL_WatchAdd("*0x7071,x","XINT2CR");
+    GEL_WatchAdd("*0x7072,x","XINT3CR");
+    GEL_WatchAdd("*0x7073,x","XINT4CR");
+    GEL_WatchAdd("*0x7074,x","XINT5CR");
+    GEL_WatchAdd("*0x7075,x","XINT6CR");
+    GEL_WatchAdd("*0x7076,x","XINT7CR");
+    GEL_WatchAdd("*0x7077,x","XNMICR");
+    GEL_WatchAdd("*0x7078,x","XINT1CTR");
+    GEL_WatchAdd("*0x7079,x","XINT2CTR");
+    GEL_WatchAdd("*0x707F,x","XNMICTR");
+}
+hotmenu XINT_Control_Regs()
+{
+    GEL_WatchAdd("*0x7070,x","XINT1CR");
+    GEL_WatchAdd("*0x7071,x","XINT2CR");
+    GEL_WatchAdd("*0x7072,x","XINT3CR");
+    GEL_WatchAdd("*0x7073,x","XINT4CR");
+    GEL_WatchAdd("*0x7074,x","XINT5CR");
+    GEL_WatchAdd("*0x7075,x","XINT6CR");
+    GEL_WatchAdd("*0x7076,x","XINT7CR");
+    GEL_WatchAdd("*0x7077,x","XNMICR");
+}
+hotmenu XINT_Counter_Regs()
+{
+    GEL_WatchAdd("*0x7078,x","XINT1CTR");
+    GEL_WatchAdd("*0x7079,x","XINT2CTR");
+    GEL_WatchAdd("*0x707F,x","XNMICTR");
+}
+
+/********************************************************************/
+/* GPIO Registers                                                   */
+/********************************************************************/
+menuitem "Watch GPIO Registers";
+
+hotmenu All_GPIO_CONTROL_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6F80,x","GPACTRL");
+    GEL_WatchAdd("*(long *)0x6F82,x","GPAQSEL1");
+    GEL_WatchAdd("*(long *)0x6F84,x","GPAQSEL2");
+    GEL_WatchAdd("*(long *)0x6F86,x","GPAMUX1");
+    GEL_WatchAdd("*(long *)0x6F88,x","GPAMUX2");
+    GEL_WatchAdd("*(long *)0x6F8A,x","GPADIR");
+    GEL_WatchAdd("*(long *)0x6F8C,x","GPAPUD");
+
+    GEL_WatchAdd("*(long *)0x6F90,x","GPBCTRL");
+    GEL_WatchAdd("*(long *)0x6F92,x","GPBQSEL1");
+    GEL_WatchAdd("*(long *)0x6F94,x","GPBQSEL2");
+    GEL_WatchAdd("*(long *)0x6F96,x","GPBMUX1");
+    GEL_WatchAdd("*(long *)0x6F98,x","GPBMUX2");
+    GEL_WatchAdd("*(long *)0x6F9A,x","GPBDIR");
+    GEL_WatchAdd("*(long *)0x6F9C,x","GPBPUD");
+
+    GEL_WatchAdd("*(long *)0x6FA6,x","GPCMUX1");
+    GEL_WatchAdd("*(long *)0x6FA8,x","GPCMUX2");
+    GEL_WatchAdd("*(long *)0x6FAA,x","GPCDIR");
+    GEL_WatchAdd("*(long *)0x6FAC,x","GPCPUD");
+}
+hotmenu All_GPIO_DATA_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6FC0,x","GPADAT");
+    GEL_WatchAdd("*(long *)0x6FC2,x","GPASET");
+    GEL_WatchAdd("*(long *)0x6FC4,x","GPACLEAR");
+    GEL_WatchAdd("*(long *)0x6FC6,x","GPATOGGLE");
+    
+    GEL_WatchAdd("*(long *)0x6FC8,x","GPBDAT");
+    GEL_WatchAdd("*(long *)0x6FCA,x","GPBSET");
+    GEL_WatchAdd("*(long *)0x6FCC,x","GPBCLEAR");
+    GEL_WatchAdd("*(long *)0x6FCE,x","GPBTOGGLE");
+
+    GEL_WatchAdd("*(long *)0x6FD0,x","GPCDAT");
+    GEL_WatchAdd("*(long *)0x6FD2,x","GPCSET");
+    GEL_WatchAdd("*(long *)0x6FD4,x","GPCCLEAR");
+    GEL_WatchAdd("*(long *)0x6FD6,x","GPCTOGGLE");
+}
+hotmenu All_GPIO_INTERRUPT_Regs()
+{
+    GEL_WatchAdd("*0x6FE0,x","GPIOXINT1SEL");
+    GEL_WatchAdd("*0x6FE1,x","GPIOXINT2SEL");
+    GEL_WatchAdd("*0x6FE2,x","GPIOXNMISEL");
+    GEL_WatchAdd("*0x6FE3,x","GPIOXINT3SEL");
+    GEL_WatchAdd("*0x6FE4,x","GPIOXINT4SEL");
+    GEL_WatchAdd("*0x6FE5,x","GPIOXINT5SEL");
+    GEL_WatchAdd("*0x6FE6,x","GPIOXINT6SEL");
+    GEL_WatchAdd("*0x6FE7,x","GPIOXINT7SEL");
+    GEL_WatchAdd("*(long *)0x6FE8,x","GPIOLPMSEL");
+}
+hotmenu All_GPA_Registers()
+{
+    GEL_WatchAdd("*(long *)0x6F80,x","GPACTRL");
+    GEL_WatchAdd("*(long *)0x6F82,x","GPAQSEL1");
+    GEL_WatchAdd("*(long *)0x6F84,x","GPAQSEL2");
+    GEL_WatchAdd("*(long *)0x6F86,x","GPAMUX1");
+    GEL_WatchAdd("*(long *)0x6F88,x","GPAMUX2");
+    GEL_WatchAdd("*(long *)0x6F8A,x","GPADIR");
+    GEL_WatchAdd("*(long *)0x6F8C,x","GPAPUD");
+    
+    GEL_WatchAdd("*(long *)0x6FC0,x","GPADAT");
+    GEL_WatchAdd("*(long *)0x6FC2,x","GPASET");
+    GEL_WatchAdd("*(long *)0x6FC4,x","GPACLEAR");
+    GEL_WatchAdd("*(long *)0x6FC6,x","GPATOGGLE");
+}
+hotmenu All_GPB_Registers()
+{
+    GEL_WatchAdd("*(long *)0x6F90,x","GPBCTRL");
+    GEL_WatchAdd("*(long *)0x6F92,x","GPBQSEL1");
+    GEL_WatchAdd("*(long *)0x6F94,x","GPBQSEL2");
+    GEL_WatchAdd("*(long *)0x6F96,x","GPBMUX1");
+    GEL_WatchAdd("*(long *)0x6F98,x","GPBMUX2");
+    GEL_WatchAdd("*(long *)0x6F9A,x","GPBDIR");
+    GEL_WatchAdd("*(long *)0x6F9C,x","GPBPUD");
+
+    GEL_WatchAdd("*(long *)0x6FC8,x","GPBDAT");
+    GEL_WatchAdd("*(long *)0x6FCA,x","GPBSET");
+    GEL_WatchAdd("*(long *)0x6FCC,x","GPBCLEAR");
+    GEL_WatchAdd("*(long *)0x6FCE,x","GPBTOGGLE");
+}
+hotmenu All_GPC_Registers()
+{
+    GEL_WatchAdd("*(long *)0x6FA6,x","GPCMUX1");
+    GEL_WatchAdd("*(long *)0x6FA8,x","GPCMUX2");
+    GEL_WatchAdd("*(long *)0x6FAA,x","GPCDIR");
+    GEL_WatchAdd("*(long *)0x6FAC,x","GPCPUD");
+
+    GEL_WatchAdd("*(long *)0x6FC8,x","GPBDAT");
+    GEL_WatchAdd("*(long *)0x6FCA,x","GPBSET");
+    GEL_WatchAdd("*(long *)0x6FCC,x","GPBCLEAR");
+    GEL_WatchAdd("*(long *)0x6FCE,x","GPBTOGGLE");
+
+    GEL_WatchAdd("*(long *)0x6FD0,x","GPCDAT");
+    GEL_WatchAdd("*(long *)0x6FD2,x","GPCSET");
+    GEL_WatchAdd("*(long *)0x6FD4,x","GPCCLEAR");
+    GEL_WatchAdd("*(long *)0x6FD6,x","GPCTOGGLE");
+}
+
+
+/********************************************************************/
+/* Multichannel Serial Port Registers                               */
+/********************************************************************/
+menuitem "Watch McBSP Registers";
+
+hotmenu All_McBSP_A_Regs()
+{
+    GEL_WatchAdd("*0x5000,x","McBSPA DRR2");
+    GEL_WatchAdd("*0x5001,x","McBSPA DRR1");
+    GEL_WatchAdd("*0x5002,x","McBSPA DXR2");
+    GEL_WatchAdd("*0x5003,x","McBSPA DXR1");
+    GEL_WatchAdd("*0x5004,x","McBSPA SPCR2");
+    GEL_WatchAdd("*0x5005,x","McBSPA SPCR1");
+    GEL_WatchAdd("*0x5006,x","McBSPA RCR2");
+    GEL_WatchAdd("*0x5007,x","McBSPA RCR1");
+    GEL_WatchAdd("*0x5008,x","McBSPA XCR2");
+    GEL_WatchAdd("*0x5009,x","McBSPA XCR1");
+    GEL_WatchAdd("*0x500A,x","McBSPA SRGR2");
+    GEL_WatchAdd("*0x500B,x","McBSPA SRGR1");
+    GEL_WatchAdd("*0x500C,x","McBSPA MCR2");
+    GEL_WatchAdd("*0x500D,x","McBSPA MCR1");
+    GEL_WatchAdd("*0x500E,x","McBSPA RCERA");
+    GEL_WatchAdd("*0x500F,x","McBSPA RCERB");
+    GEL_WatchAdd("*0x5010,x","McBSPA XCERA");
+    GEL_WatchAdd("*0x5011,x","McBSPA XCERB");
+    GEL_WatchAdd("*0x5012,x","McBSPA PCR1");
+    GEL_WatchAdd("*0x5013,x","McBSPA RCERC");
+    GEL_WatchAdd("*0x5014,x","McBSPA RCERD");
+    GEL_WatchAdd("*0x5015,x","McBSPA XCERC");
+    GEL_WatchAdd("*0x5016,x","McBSPA XCERD");
+    GEL_WatchAdd("*0x5017,x","McBSPA RCERE");
+    GEL_WatchAdd("*0x5018,x","McBSPA RCERF");
+    GEL_WatchAdd("*0x5019,x","McBSPA XCERE");
+    GEL_WatchAdd("*0x501A,x","McBSPA XCERF");
+    GEL_WatchAdd("*0x501B,x","McBSPA RCERG");
+    GEL_WatchAdd("*0x501C,x","McBSPA RCERH");
+    GEL_WatchAdd("*0x501D,x","McBSPA XCERG");
+    GEL_WatchAdd("*0x501E,x","McBSPA XCERH");
+    GEL_WatchAdd("*0x5023,x","McBSPA MFFINT");
+    GEL_WatchAdd("*0x503F,x","McBSPA Revision");
+}
+
+/********************************************************************/
+/* I2C Registers                                                    */
+/********************************************************************/
+menuitem "Watch I2C Registers";
+
+hotmenu All_I2C_Regs()
+{
+    GEL_WatchAdd("*0x7900,x","I2COAR");
+    GEL_WatchAdd("*0x7901,x","I2CIER");
+    GEL_WatchAdd("*0x7902,x","I2CSTR");
+    GEL_WatchAdd("*0x7903,x","I2CCLKL");
+    GEL_WatchAdd("*0x7904,x","I2CCLKH");
+    GEL_WatchAdd("*0x7905,x","I2CCNT");
+    GEL_WatchAdd("*0x7906,x","I2CDRR");
+    GEL_WatchAdd("*0x7907,x","I2CSAR");
+    GEL_WatchAdd("*0x7908,x","I2CDXR");
+    GEL_WatchAdd("*0x7909,x","I2CMDR");
+    GEL_WatchAdd("*0x790A,x","I2CISRC");
+    GEL_WatchAdd("*0x790C,x","I2CPSC");
+    GEL_WatchAdd("*0x7920,x","I2CFFTX");
+    GEL_WatchAdd("*0x7921,x","I2CFFRX");
+}
+
+
+/********************************************************************/
+/* Peripheral Interrupt Expansion Registers                         */
+/********************************************************************/
+menuitem "Watch Peripheral Interrupt Expansion Registers";
+
+hotmenu All_PIE_Regs()
+{
+    GEL_WatchAdd("*0x0CE0,x","PIECTRL");
+    GEL_WatchAdd("*0x0CE1,x","PIEACK");
+    GEL_WatchAdd("*0x0CE2,x","PIEIER1");
+    GEL_WatchAdd("*0x0CE3,x","PIEIFR1");
+    GEL_WatchAdd("*0x0CE4,x","PIEIER2");
+    GEL_WatchAdd("*0x0CE5,x","PIEIFR2");
+    GEL_WatchAdd("*0x0CE6,x","PIEIER3");
+    GEL_WatchAdd("*0x0CE7,x","PIEIFR3");
+    GEL_WatchAdd("*0x0CE8,x","PIEIER4");
+    GEL_WatchAdd("*0x0CE9,x","PIEIFR4");
+    GEL_WatchAdd("*0x0CEA,x","PIEIER5");
+    GEL_WatchAdd("*0x0CEB,x","PIEIFR5");
+    GEL_WatchAdd("*0x0CEC,x","PIEIER6");
+    GEL_WatchAdd("*0x0CED,x","PIEIFR6");
+    GEL_WatchAdd("*0x0CEE,x","PIEIER7");
+    GEL_WatchAdd("*0x0CEF,x","PIEIFR7");
+    GEL_WatchAdd("*0x0CF0,x","PIEIER8");
+    GEL_WatchAdd("*0x0CF1,x","PIEIFR8");
+    GEL_WatchAdd("*0x0CF2,x","PIEIER9");
+    GEL_WatchAdd("*0x0CF3,x","PIEIFR9");
+    GEL_WatchAdd("*0x0CF4,x","PIEIER10");
+    GEL_WatchAdd("*0x0CF5,x","PIEIFR10");
+    GEL_WatchAdd("*0x0CF6,x","PIEIER11");
+    GEL_WatchAdd("*0x0CF7,x","PIEIFR11");
+    GEL_WatchAdd("*0x0CF8,x","PIEIER12");
+    GEL_WatchAdd("*0x0CF9,x","PIEIFR12");
+}
+hotmenu PIECTRL()
+{
+    GEL_WatchAdd("*0x0CE0,x","PIECTRL");
+}
+hotmenu PIEACK()
+{
+    GEL_WatchAdd("*0x0CE1,x","PIEACK");
+}
+hotmenu PIEIER1_and_PIEIFR1()
+{
+    GEL_WatchAdd("*0x0CE2,x","PIEIER1");
+    GEL_WatchAdd("*0x0CE3,x","PIEIFR1");
+}
+hotmenu PIEIER2_and_PIEIFR2()
+{
+    GEL_WatchAdd("*0x0CE4,x","PIEIER2");
+    GEL_WatchAdd("*0x0CE5,x","PIEIFR2");
+}
+hotmenu PIEIER3_and_PIEIFR3()
+{
+    GEL_WatchAdd("*0x0CE6,x","PIEIER3");
+    GEL_WatchAdd("*0x0CE7,x","PIEIFR3");
+}
+hotmenu PIEIER4_and_PIEIFR4()
+{
+    GEL_WatchAdd("*0x0CE8,x","PIEIER4");
+    GEL_WatchAdd("*0x0CE9,x","PIEIFR4");
+}
+hotmenu PIEIER5_and_PIEIFR5()
+{
+    GEL_WatchAdd("*0x0CEA,x","PIEIER5");
+    GEL_WatchAdd("*0x0CEB,x","PIEIFR5");
+}
+hotmenu PIEIER6_and_PIEIFR6()
+{
+    GEL_WatchAdd("*0x0CEC,x","PIEIER6");
+    GEL_WatchAdd("*0x0CED,x","PIEIFR6");
+}
+hotmenu PIEIER7_and_PIEIFR7()
+{
+    GEL_WatchAdd("*0x0CEE,x","PIEIER7");
+    GEL_WatchAdd("*0x0CEF,x","PIEIFR7");
+}
+hotmenu PIEIER8_and_PIEIFR8()
+{
+    GEL_WatchAdd("*0x0CF0,x","PIEIER8");
+    GEL_WatchAdd("*0x0CF1,x","PIEIFR8");
+}
+hotmenu PIEIER9_and_PIEIFR9()
+{
+    GEL_WatchAdd("*0x0CF2,x","PIEIER9");
+    GEL_WatchAdd("*0x0CF3,x","PIEIFR9");
+}
+hotmenu PIEIFR10_and_PIEIFR10()
+{
+    GEL_WatchAdd("*0x0CF4,x","PIEIER10");
+    GEL_WatchAdd("*0x0CF5,x","PIEIFR10");
+}
+hotmenu PIEIER11_and_PIEIFR11()
+{
+    GEL_WatchAdd("*0x0CF6,x","PIEIER11");
+    GEL_WatchAdd("*0x0CF7,x","PIEIFR11");
+}
+hotmenu PIEIER12_and_PIEIFR12()
+{
+    GEL_WatchAdd("*0x0CF8,x","PIEIER12");
+    GEL_WatchAdd("*0x0CF9,x","PIEIFR12");
+}
+
+
+/********************************************************************/
+/* Serial Communication Interface Registers                         */
+/********************************************************************/
+menuitem "Watch SCI Registers";
+
+hotmenu SCI_A_All_Regs()
+{
+    GEL_WatchAdd("*0x7050,x","SCICCRA");
+    GEL_WatchAdd("*0x7051,x","SCICTL1A");
+    GEL_WatchAdd("*0x7052,x","SCIHBAUDA");
+    GEL_WatchAdd("*0x7053,x","SCILBAUDA");
+    GEL_WatchAdd("*0x7054,x","SCICTL2A");
+    GEL_WatchAdd("*0x7055,x","SCIRXSTA");
+    GEL_WatchAdd("*0x7056,x","SCIRXEMUA");
+    GEL_WatchAdd("*0x7057,x","SCIRXBUFA");
+    GEL_WatchAdd("*0x7059,x","SCITXBUFA");
+    GEL_WatchAdd("*0x705A,x","SCIFFTXA");
+    GEL_WatchAdd("*0x705B,x","SCIFFRXA");
+    GEL_WatchAdd("*0x705C,x","SCIFFCTA");
+    GEL_WatchAdd("*0x705F,x","SCIPRIA");
+}
+hotmenu SCI_A_FIFO_Registers()
+{
+    GEL_WatchAdd("*0x705A,x","SCIFFTXA");
+    GEL_WatchAdd("*0x705B,x","SCIFFRXA");
+    GEL_WatchAdd("*0x705C,x","SCIFFCTA");
+}
+hotmenu SCI_B_All_Regs()
+{
+    GEL_WatchAdd("*0x7750,x","SCICCRB");
+    GEL_WatchAdd("*0x7751,x","SCICTL1B");
+    GEL_WatchAdd("*0x7752,x","SCIHBAUDB");
+    GEL_WatchAdd("*0x7753,x","SCILBAUDB");
+    GEL_WatchAdd("*0x7754,x","SCICTL2B");
+    GEL_WatchAdd("*0x7755,x","SCIRXSTB");
+    GEL_WatchAdd("*0x7756,x","SCIRXEMUB");
+    GEL_WatchAdd("*0x7757,x","SCIRXBUFB");
+    GEL_WatchAdd("*0x7759,x","SCITXBUFB");
+    GEL_WatchAdd("*0x775A,x","SCIFFTXB");
+    GEL_WatchAdd("*0x775B,x","SCIFFRXB");
+    GEL_WatchAdd("*0x775C,x","SCIFFCTB");
+    GEL_WatchAdd("*0x775F,x","SCIPRIB");
+}
+hotmenu SCI_B_FIFO_Registers()
+{
+    GEL_WatchAdd("*0x775A,x","SCIFFTXB");
+    GEL_WatchAdd("*0x775B,x","SCIFFRXB");
+    GEL_WatchAdd("*0x775C,x","SCIFFCTB");
+}
+
+
+/********************************************************************/
+/* Serial Peripheral Interface Registers                            */
+/********************************************************************/
+menuitem "Watch SPI Registers";
+
+hotmenu SPI_A_All_Regs()
+{
+    GEL_WatchAdd("*0x7040,x","SPIA SPICCR");
+    GEL_WatchAdd("*0x7041,x","SPIA SPICTL");
+    GEL_WatchAdd("*0x7042,x","SPIA SPIST");
+    GEL_WatchAdd("*0x7044,x","SPIA SPIBRR");
+    GEL_WatchAdd("*0x7046,x","SPIA SPIEMU");
+    GEL_WatchAdd("*0x7047,x","SPIA SPIRXBUF");
+    GEL_WatchAdd("*0x7048,x","SPIA SPITXBUF");
+    GEL_WatchAdd("*0x7049,x","SPIA SPIDAT");
+    GEL_WatchAdd("*0x704A,x","SPIA SPIFFTX");
+    GEL_WatchAdd("*0x704B,x","SPIA SPIFFRX");
+    GEL_WatchAdd("*0x704C,x","SPIA SPIFFCT");
+    GEL_WatchAdd("*0x704F,x","SPIA SPIPRI");
+}
+hotmenu SPI_A_FIFO_Registers()
+{
+    GEL_WatchAdd("*0x704A,x","SPIA SPIFFTX");
+    GEL_WatchAdd("*0x704B,x","SPIA SPIFFRX");
+    GEL_WatchAdd("*0x704C,x","SPIA SPIFFCT");
+}
+
+
+/********************************************************************/
+/* Watchdog Timer Registers                                         */
+/********************************************************************/
+menuitem "Watch Watchdog Timer Registers";
+
+hotmenu All_Watchdog_Regs()
+{
+    GEL_WatchAdd("*0x7023,x","WDCNTR");
+    GEL_WatchAdd("*0x7025,x","WDKEY");
+    GEL_WatchAdd("*0x7029,x","WDCR");
+    GEL_WatchAdd("*0x7022,x","SCSR");
+}
+
+/********************************************************************/
+/*** End of file ***/

Source/External/v120/DSP2833x_common/gel/f28234.gel

@@ -0,0 +1,2930 @@
+/********************************************************************/
+/* f28234.gel                                                       */
+/* Version 3.30.2                                                   */
+/*                                                                  */
+/* This GEL file is to be used with the TMS320F28234 DSP.           */
+/* Changes may be required to support specific hardware designs.    */
+/*                                                                  */
+/* Code Composer Studio supports six reserved GEL functions that    */
+/* automatically get executed if they are defined. They are:        */
+/*                                                                  */
+/* StartUp()              - Executed whenever CCS is invoked        */
+/* OnReset()              - Executed after Debug->Reset CPU         */
+/* OnRestart()            - Executed after Debug->Restart           */
+/* OnPreFileLoaded()      - Executed before File->Load Program      */
+/* OnFileLoaded()         - Executed after File->Load Program       */
+/* OnTargetConnect()      - Executed after Debug->Connect           */
+/*                                                                  */
+/********************************************************************/
+
+StartUp()
+{
+
+/* The next line automatically loads the .gel file that comes   */
+/* with the DSP2833x Peripheral Header Files download.  To use, */
+/* uncomment, and adjust the directory path as needed.          */
+//  GEL_LoadGel("c:\\CCStudio_v3.3\\cc\\gel\\DSP2833x_Peripheral.gel");
+}
+
+OnReset(int nErrorCode)
+{
+    C28x_Mode();
+    Unlock_CSM();
+    ADC_Cal();
+}
+
+OnRestart(int nErrorCode)
+{
+/* CCS will call OnRestart() when you do a Debug->Restart and   */
+/* after you load a new file.  Between running interrupt based  */
+/* programs, this function will clear interrupts and help keep  */
+/* the processor from going off into invalid memory.            */
+     C28x_Mode();
+     IER = 0;
+     IFR = 0;
+     ADC_Cal();
+}
+
+int TxtOutCtl=0;
+OnPreFileLoaded()
+{
+    XINTF_Enable();
+    if (TxtOutCtl==0)
+    {
+     GEL_TextOut("\nNOTES:\nGel will enable XINTFx16 during Debug only.\nEnable XINTF in code prior to use.");
+	 TxtOutCtl=1;
+    }
+}
+
+OnFileLoaded(int nErrorCode, int bSymbolsOnly)
+{
+    ADC_Cal();
+}
+
+OnTargetConnect()
+{
+    C28x_Mode();
+    F28234_Memory_Map();            /* Initialize the CCS memory map */
+
+/* Check to see if CCS has been started-up with the DSP already */
+/* running in real-time mode.  The user can add whatever        */
+/* custom initialization stuff they want to each case.          */
+
+    if (GEL_IsInRealtimeMode())     /* Do real-time mode target initialization */
+    {
+
+    }
+    else                            /* Do stop-mode target initialization */
+    {
+        GEL_Reset();                /* Reset DSP */
+    }
+
+}
+
+
+/********************************************************************/
+/* These functions are launched by the GEL_Toolbar button plugin    */
+/********************************************************************/
+GEL_Toolbar1()
+{
+    Run_Realtime_with_Reset();
+}
+GEL_Toolbar2()
+{
+    Run_Realtime_with_Restart();
+}
+GEL_Toolbar3()
+{
+    Full_Halt();
+}
+GEL_Toolbar4()
+{
+    Full_Halt_with_Reset();
+}
+
+int GEL_Toolbar5_Toggle = 0;
+GEL_Toolbar5()
+{
+    if(GEL_Toolbar5_Toggle == 0)
+    {
+        GEL_Toolbar5_Toggle = 1;
+        GEL_OpenWindow("GEL_Buttons",1,4);
+        GEL_TextOut("Button 1: Run_Realtime_with_Reset()","GEL_Buttons",0,0);
+        GEL_TextOut("Button 2: Run_Realtime_with_Restart()","GEL_Buttons",0,1);
+        GEL_TextOut("Button 3: Full_Halt()", "GEL_Buttons",0,2);
+        GEL_TextOut("Button 4: Full_Halt_with_Reset()","GEL_Buttons",0,3);
+    }
+    else
+    {
+        GEL_Toolbar5_Toggle = 0;
+        GEL_CloseWindow("GEL_Buttons");
+    }
+}
+
+
+/********************************************************************/
+/* These functions are useful to engage/dis-enagage realtime        */
+/* emulation mode during debug.  They save the user from having to  */
+/* manually perform these steps in CCS.                             */
+/********************************************************************/
+menuitem "Realtime Emulation Control";
+
+hotmenu Run_Realtime_with_Reset()
+{
+    GEL_Reset();                /* Reset the DSP */
+    ST1 = ST1 & 0xFFFD;         /* clear DBGM bit in ST1 */
+    GEL_EnableRealtime();       /* Enable Realtime mode */
+    GEL_Run();                  /* Run the DSP */
+}
+hotmenu Run_Realtime_with_Restart()
+{
+    GEL_Restart();              /* Reset the DSP */
+    ST1 = ST1 & 0xFFFD;         /* clear DBGM bit in ST1 */
+    GEL_EnableRealtime();       /* Enable Realtime mode */
+    GEL_Run();                  /* Run the DSP */
+}
+hotmenu Full_Halt()
+{
+    GEL_DisableRealtime();      /* Disable Realtime mode */
+    GEL_Halt();                 /* Halt the DSP */
+}
+hotmenu Full_Halt_with_Reset()
+{
+    GEL_DisableRealtime();      /* Disable Realtime mode */
+    GEL_Halt();                 /* Halt the DSP */
+    GEL_Reset();                /* Reset the DSP */
+}
+
+
+/********************************************************************/
+/*                         F28234 Memory Map                        */
+/*                                                                  */
+/*   Note: M0M1MAP and VMAP signals tied high on F28234 core        */
+/*                                                                  */
+/*   0x000000 - 0x0003ff   M0 SARAM                (Prog and Data)  */
+/*   0x000400 - 0x0007ff   M1 SARAM                (Prog and Data)  */
+/*   0x000800 - 0x001fff   Peripheral Frame0 (PF0) (Data only)      */
+/*   0x004000 - 0x004fff   XINTF Zone 0            (Prog and Data)  */
+/*   0x005000 - 0x005fff   Peripheral Frame3 (PF3) (Data only)      */
+/*   0x006000 - 0x006fff   Peripheral Frame1 (PF1) (Data only)      */
+/*   0x007000 - 0x007fff   Peripheral Frame2 (PF2) (Data only)      */
+/*   0x008000 - 0x008fff   L0 SARAM                (Prog and Data)  */
+/*   0x009000 - 0x009fff   L1 SARAM                (Prog and Data)  */
+/*   0x00A000 - 0x00Afff   L2 SARAM                (Prog and Data)  */
+/*   0x00B000 - 0x00Bfff   L3 SARAM                (Prog and Data)  */
+/*   0x00C000 - 0x00Cfff   L4 SARAM                (Prog and Data)  */
+/*   0x00D000 - 0x00Dfff   L5 SARAM                (Prog and Data)  */
+/*   0x00E000 - 0x00Efff   L6 SARAM                (Prog and Data)  */
+/*   0x00F000 - 0x00Ffff   L7 SARAM                (Prog and Data)  */
+/*   0x100000 - 0x1fffff   XINTF Zone 6            (Prog and Data)  */
+/*   0x200000 - 0x2fffff   XINTF Zone 7            (Prog and Data)  */
+/*   0x320000 - 0x33ffff   Flash                   (Prog and Data)  */
+/*   0x380080 - 0x380088   ADC_cal function        (Prog and Data)  */
+/*   0x380090 - 0x380090   PARTID value            (Prog and Data)  */
+/*   0x380400 - 0x3807ff   OTP                     (Prog and Data)  */
+/*   0x3f8000 - 0x3f8fff   L0 SARAM                (Prog and Data)  */
+/*   0x3f9000 - 0x3f9fff   L1 SARAM                (Prog and Data)  */
+/*   0x3fA000 - 0x3fAfff   L2 SARAM                (Prog and Data)  */
+/*   0x3fB000 - 0x3fBfff   L3 SARAM                (Prog and Data)  */
+/*   0x3fe000 - 0x3fffff   BOOT ROM                (Prog and Data)  */
+/********************************************************************/
+menuitem "Initialize Memory Map";
+
+hotmenu F28234_Memory_Map()
+{
+    GEL_MapReset();
+    GEL_MapOn();
+
+    /* Program memory map */
+    GEL_MapAdd(0x0,0,0x400,1,1);                 /* M0 SARAM        */
+    GEL_MapAdd(0x400,0,0x400,1,1);               /* M1 SARAM        */
+    GEL_MapAdd(0x4000,0,0x1000,1,1);             /* Zone 0          */
+    GEL_MapAdd(0x8000,0,0x1000,1,1);             /* L0 SARAM        */
+    GEL_MapAdd(0x9000,0,0x1000,1,1);             /* L1 SARAM        */
+    GEL_MapAdd(0xA000,0,0x1000,1,1);             /* L2 SARAM        */
+    GEL_MapAdd(0xB000,0,0x1000,1,1);             /* L3 SARAM        */
+    GEL_MapAdd(0xC000,0,0x1000,1,1);             /* L4 SARAM        */
+    GEL_MapAdd(0xD000,0,0x1000,1,1);             /* L5 SARAM        */
+    GEL_MapAdd(0xE000,0,0x1000,1,1);             /* L6 SARAM        */
+    GEL_MapAdd(0xF000,0,0x1000,1,1);             /* L7 SARAM        */
+    GEL_MapAdd(0x100000,0,0x100000,1,1);         /* Zone 6          */
+    GEL_MapAdd(0x200000,0,0x100000,1,1);         /* Zone 7          */
+    GEL_MapAdd(0x320000,0,0x20000,1,0);          /* FLASH           */
+    GEL_MapAdd(0x380080,0,0x00009,1,0);          /* ADC_cal function*/
+    GEL_MapAdd(0x380090,0,0x00001,1,0);          /* PARTID value    */
+    GEL_MapAdd(0x380400,0,0x00400,1,0);          /* OTP             */
+    GEL_MapAdd(0x3f8000,0,0x1000,1,1);           /* L0 SARAM Mirror */
+    GEL_MapAdd(0x3f9000,0,0x1000,1,1);           /* L1 SARAM Mirror */
+    GEL_MapAdd(0x3fA000,0,0x1000,1,1);           /* L2 SARAM Mirror */
+    GEL_MapAdd(0x3fb000,0,0x1000,1,1);           /* L3 SARAM Mirror */
+    GEL_MapAdd(0x3fe000,0,0x2000,1,0);           /* BOOT ROM        */
+
+    /* Data memory map */
+    GEL_MapAdd(0x000,1,0x400,1,1);               /* M0 SARAM        */
+    GEL_MapAdd(0x400,1,0x400,1,1);               /* M1 SARAM        */
+    GEL_MapAdd(0x800,1,0x1800,1,1);              /* PF0             */
+    GEL_MapAdd(0x4000,1,0x1000,1,1);             /* Zone 0          */
+    GEL_MapAdd(0x5000,1,0x1000,1,1);             /* PF3             */
+    GEL_MapAdd(0x6000,1,0x1000,1,1);             /* PF1             */
+    GEL_MapAddStr(0x7000,1,0x1000,"R|W|AS2",0);  /* PF2             */
+    GEL_MapAdd(0x8000,1,0x1000,1,1);             /* L0 SARAM        */
+    GEL_MapAdd(0x9000,1,0x1000,1,1);             /* L1 SARAM        */
+    GEL_MapAdd(0xA000,1,0x1000,1,1);             /* L2 SARAM        */
+    GEL_MapAdd(0xB000,1,0x1000,1,1);             /* L3 SARAM        */
+    GEL_MapAdd(0xC000,1,0x1000,1,1);             /* L4 SARAM        */
+    GEL_MapAdd(0xD000,1,0x1000,1,1);             /* L5 SARAM        */
+    GEL_MapAdd(0xE000,1,0x1000,1,1);             /* L6 SARAM        */
+    GEL_MapAdd(0xF000,1,0x1000,1,1);             /* L7 SARAM        */
+    GEL_MapAdd(0x100000,1,0x100000,1,1);         /* Zone 6          */
+    GEL_MapAdd(0x200000,1,0x100000,1,1);         /* Zone 7          */
+    GEL_MapAdd(0x320000,1,0x20000,1,0);          /* FLASH           */
+    GEL_MapAdd(0x380080,1,0x00009,1,0);          /* ADC_cal function*/
+    GEL_MapAdd(0x380090,1,0x00001,1,0);          /* PARTID value    */
+    GEL_MapAdd(0x380400,1,0x00400,1,0);          /* OTP             */
+    GEL_MapAdd(0x3f8000,1,0x1000,1,1);           /* L0 SARAM Mirror */
+    GEL_MapAdd(0x3f9000,1,0x1000,1,1);           /* L1 SARAM Mirror */
+    GEL_MapAdd(0x3fA000,1,0x1000,1,1);           /* L2 SARAM Mirror */
+    GEL_MapAdd(0x3fb000,1,0x1000,1,1);           /* L3 SARAM Mirror */
+    GEL_MapAdd(0x3fe000,1,0x2000,1,0);           /* BOOT ROM        */
+}
+
+
+/********************************************************************/
+/* The ESTOP0 fill functions are useful for debug.  They fill the   */
+/* RAM with software breakpoints that will trap runaway code.       */
+/********************************************************************/
+hotmenu Fill_F28234_RAM_with_ESTOP0()
+{
+    GEL_MemoryFill(0x000000,1,0x000800,0x7625);      /* Fill M0/M1  */
+    GEL_MemoryFill(0x008000,1,0x002000,0x7625);      /* Fill L0/L1  */
+    GEL_MemoryFill(0x00A000,1,0x002000,0x7625);      /* Fill L2/L3  */
+    GEL_MemoryFill(0x00C000,1,0x002000,0x7625);      /* Fill L4/L5  */
+    GEL_MemoryFill(0x00E000,1,0x002000,0x7625);      /* Fill L6/L7  */
+}
+
+
+/********************************************************************/
+menuitem "Watchdog";
+hotmenu Disable_WD()
+{
+    *0x7029 = *0x7029 | 0x0068;                /* Set the WDDIS bit */
+    *0x7025 = 0x0055;                          /* Service the WD    */
+    *0x7025 = 0x00AA;                          /*  once to be safe. */
+    GEL_TextOut("\nWatchdog Timer Disabled");
+}
+
+
+/********************************************************************/
+menuitem "Code Security Module"
+hotmenu Unlock_CSM()
+{
+    /* Perform dummy reads of the password locations */
+    XAR0 = *0x33FFF8;
+    XAR0 = *0x33FFF9;
+    XAR0 = *0x33FFFA;
+    XAR0 = *0x33FFFB;
+    XAR0 = *0x33FFFC;
+    XAR0 = *0x33FFFD;
+    XAR0 = *0x33FFFE;
+    XAR0 = *0x33FFFF;
+
+    /* Write passwords to the KEY registers.  0xFFFF's are dummy passwords.
+       User should replace them with the correct password for their DSP */
+    *0xAE0 = 0xFFFF;
+    *0xAE1 = 0xFFFF;
+    *0xAE2 = 0xFFFF;
+    *0xAE3 = 0xFFFF;
+    *0xAE4 = 0xFFFF;
+    *0xAE5 = 0xFFFF;
+    *0xAE6 = 0xFFFF;
+    *0xAE7 = 0xFFFF;
+}
+
+
+/********************************************************************/
+menuitem "Addressing Modes";
+hotmenu C28x_Mode()
+{
+    ST1 = ST1 & (~0x0100);      /*   AMODE = 0  */
+    ST1 = ST1 | 0x0200;         /* OBJMODE = 1  */
+}
+hotmenu C24x_Mode()
+{
+    ST1 = ST1 | 0x0100;         /*   AMODE = 1  */
+    ST1 = ST1 | 0x0200;         /* OBJMODE = 1  */
+}
+hotmenu C27x_Mode()
+{
+    ST1 = ST1 & (~0x0100);      /*   AMODE = 0  */
+    ST1 = ST1 & (~0x0200);      /* OBJMODE = 0  */
+}
+
+
+/********************************************************************/
+/*                            PLL Ratios                            */
+/*                                                                  */
+/* The following table describes the PLL clocking ratios (0..10)    */
+/*                                                                  */
+/*   Ratio        CLKIN         Description                         */
+/*   -----    --------------    ------------                        */
+/*     0      OSCCLK/2          PLL bypassed                        */
+/*     1      (OSCCLK * 1)/2    15 Mhz for 30 Mhz CLKIN             */
+/*     2      (OSCCLK * 2)/2    30 Mhz for 30 Mhz CLKIN             */
+/*     3      (OSCCLK * 3)/2    45 Mhz for 30 Mhz CLKIN             */
+/*     4      (OSCCLK * 4)/2    60 Mhz for 30 Mhz CLKIN             */
+/*     5      (OSCCLK * 5)/2    75 Mhz for 30 Mhz CLKIN             */
+/*     6      (OSCCLK * 6)/2    90 Mhz for 30 Mhz CLKIN             */
+/*     7      (OSCCLK * 7)/2    105 Mhz for 30 Mhz CLKIN            */
+/*     8      (OSCCLK * 8)/2    120 Mhz for 30 Mhz CLKIN            */
+/*     9      (OSCCLK * 9)/2    135 Mhz for 30 Mhz CLKIN            */
+/*    10      (OSCCLK * 10)/2   150 Mhz for 30 Mhz CLKIN            */
+/********************************************************************/
+menuitem "Set PLL Ratio";
+
+hotmenu Bypass()
+{
+    DIVSEL_div2();     /* DIVSEL = 1/2                      */
+    *0x7021 = 0;       /* CLKIN = OSCCLK/2, PLL is bypassed */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x1_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 1;      /* CLKIN = (OSCCLK * 1)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x2_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 2;      /* CLKIN = (OSCCLK * 2)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x3_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 3;      /* CLKIN = (OSCCLK * 3)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x4_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 4;      /* CLKIN = (OSCCLK * 4)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x5_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 5;      /* CLKIN = (OSCCLK * 5)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x6_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 6;      /* CLKIN = (OSCCLK * 6)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x7_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 7;      /* CLKIN = (OSCCLK * 7)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x8_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 8;      /* CLKIN = (OSCCLK * 8)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x9_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 9;      /* CLKIN = (OSCCLK * 9)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x10_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 10;     /* CLKIN = (OSCCLK * 10)/2 */
+    PLL_Wait();
+}
+// hotmenu OSCCLK_x1_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 1;      /* CLKIN = (OSCCLK * 1)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x2_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 2;      /* CLKIN = (OSCCLK * 2)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x3_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 3;      /* CLKIN = (OSCCLK * 3)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x4_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 4;      /* CLKIN = (OSCCLK * 4)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x5_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 5;      /* CLKIN = (OSCCLK * 5)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x6_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 6;      /* CLKIN = (OSCCLK * 6)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x7_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 7;      /* CLKIN = (OSCCLK * 7)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x8_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 8;      /* CLKIN = (OSCCLK * 8)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x9_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 9;      /* CLKIN = (OSCCLK * 9)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x10_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 10;     /* CLKIN = (OSCCLK * 10)/1 */
+//     PLL_Wait();
+// }
+
+
+
+/********************************************************************/
+/* For F2823x devices, DIVSEL is 1/4 by default.  Switch it to 1/2  */
+/********************************************************************/
+
+DIVSEL_div2()
+{
+    int temp;
+    int PLLSTS;
+
+    PLLSTS = 0x7011;
+
+    temp  = *PLLSTS; 
+    temp &=  0xFE7F;   /* Clear bits 7 & 8 */
+    temp |= 2 << 7;    /* Set bit 8        */
+    *PLLSTS = temp;    /* Switch to 1/2    */
+}
+
+
+
+/********************************************************************/
+/* For F2823x devices, DIVSEL is 1/4 by default.  Switch it to /1   */
+/********************************************************************/
+
+DIVSEL_div1()
+{
+    int temp;
+    int PLLSTS;
+
+    PLLSTS = 0x7011;
+    
+    DIVSEL_div2();     /* First switch DIVSEL to 1/2 and wait */
+    wait();  
+    temp  = *PLLSTS; 
+    temp |= 3 << 7;    /* Set bits 7 & 8   */
+    *PLLSTS = temp;    /* Switch to 1/2    */
+}
+
+wait()
+{
+    int delay = 0;
+    for (delay = 0; delay <= 5; delay ++)
+    {}
+}
+
+/********************************************************************/
+/* For F2823x devices, check the PLLOCKS bit for PLL lock.          */
+/********************************************************************/
+PLL_Wait()
+{
+    int PLLSTS;
+    int delay = 0;
+
+    PLLSTS = 0x7011;
+    
+    
+    while ( ( (unsigned int)*PLLSTS & 0x0001) != 0x0001)
+    {
+        delay++;
+        GEL_TextOut("Waiting for PLL Lock, PLLSTS = %x\n",,,,,(unsigned int)*PLLSTS);
+    }
+    GEL_TextOut("\nPLL lock complete, PLLSTS = %x\n",,,,,(unsigned int)*PLLSTS);
+}
+
+/********************************************************************/
+/* Load the ADC Calibration values from TI OTP                      */
+/********************************************************************/
+menuitem "ADC Calibration"
+hotmenu ADC_Cal()
+{
+    /* Perform dummy reads of the password locations */
+    XAR0 = *0x33FFF8;
+    XAR0 = *0x33FFF9;
+    XAR0 = *0x33FFFA;
+    XAR0 = *0x33FFFB;
+    XAR0 = *0x33FFFC;
+    XAR0 = *0x33FFFD;
+    XAR0 = *0x33FFFE;
+    XAR0 = *0x33FFFF;
+
+    if(((*0x0AEF) & 0x0001) == 0)
+    {
+        XAR0 = *0x701C;
+        *0x701C |= 0x0008;  
+	*0x711C = *0x380083;
+        *0x711D = *0x380085;
+        *0x701C = XAR0;
+	XAR0 = 0;
+    } 
+    else
+    {
+        GEL_TextOut("\nADC Calibration not complete, device is secure"); 
+    }
+}
+
+/********************************************************************/
+/* Enable the XINTF and configure GPIOs for XINTF function          */
+/********************************************************************/
+menuitem "XINTF Enable"
+hotmenu XINTF_Enable()
+{
+
+   /* enable XINTF clock (XTIMCLK) */
+
+   *0x7020 = 0x3700;                          
+   /* GPBMUX1: XA0-XA7, XA16, XZCS0,        */
+   /*          XZCS7, XREADY, XRNW, XWE0    */
+   /* GPAMUX2: XA17-XA19, XZCS6             */
+   /* GPCMUX2: XA8-XA15                     */         
+   /* GPCMUX1: XD0-XD15                     */
+   *(unsigned long *)0x6F96 = 0xFFFFFFC0;   /* GPBMUX1 */
+   *(unsigned long *)0x6f88 = 0xFF000000;   /* GPAMUX2 */  
+   *(unsigned long *)0x6FA8 = 0x0000AAAA;   /* GPCMUX2 */  
+   *(unsigned long *)0x6FA6 = 0xAAAAAAAA;   /* GPCMUX1 */
+
+   /* Uncomment for x32 data bus            */
+   /* GPBMUX2: XD16-XD31                    */
+// *(unsigned long *)0x6F98 = 0xFFFFFFFF;   /* GPBMUX2 */ 
+   
+   /* Zone timing.  
+   /* Each zone can be configured seperately */
+   /* Uncomment the x16 or the x32 timing    */
+   /* depending on the data bus width for    */
+   /* the zone                               */
+
+   /* x16 Timing */
+   *(unsigned long *)0x0B20 = 0x0043FFFF;    /* Zone0 */
+   *(unsigned long *)0x0B2C = 0x0043FFFF;    /* Zone6 */
+   *(unsigned long *)0x0B2E = 0x0043FFFF;    /* Zone7 */
+
+   /* x32 Timing:
+// *(unsigned long *)0x0B20 = 0x0041FFFF;    /* x32 */
+// *(unsigned long *)0x0B2C = 0x0041FFFF;    /* x32 */
+// *(unsigned long *)0x0B2E = 0x0041FFFF;    /* x32 */
+ 
+}
+
+/********************************************************************/
+/* The below are used to display the symbolic names of the F28234   */
+/* memory mapped registers in the watch window. To view these       */
+/* registers, click on the GEL menu button in Code Composer Studio, */
+/* then select which registers or groups of registers you want to   */
+/* view. They will appear in the watch window under the Watch1 tab. */
+/********************************************************************/
+
+/* Add a space line to the GEL menu */
+menuitem "______________________________________";
+hotmenu __() {}
+
+/********************************************************************/
+/* A/D Converter Registers                                          */
+/********************************************************************/
+menuitem "Watch ADC Registers";
+
+hotmenu All_ADC_Regs()
+{
+    GEL_WatchAdd("*0x7100,x","ADCTRL1");
+    GEL_WatchAdd("*0x7101,x","ADCTRL2");
+    GEL_WatchAdd("*0x7102,x","ADCMAXCONV");
+    GEL_WatchAdd("*0x7103,x","ADCCHSELSEQ1");
+    GEL_WatchAdd("*0x7104,x","ADCCHSELSEQ2");
+    GEL_WatchAdd("*0x7105,x","ADCCHSELSEQ3");
+    GEL_WatchAdd("*0x7106,x","ADCCHSELSEQ4");
+    GEL_WatchAdd("*0x7107,x","ADCASEQSR");
+    GEL_WatchAdd("*0x7108,x","ADCRESULT0");
+    GEL_WatchAdd("*0x7109,x","ADCRESULT1");
+    GEL_WatchAdd("*0x710A,x","ADCRESULT2");
+    GEL_WatchAdd("*0x710B,x","ADCRESULT3");
+    GEL_WatchAdd("*0x710C,x","ADCRESULT4");
+    GEL_WatchAdd("*0x710D,x","ADCRESULT5");
+    GEL_WatchAdd("*0x710E,x","ADCRESULT6");
+    GEL_WatchAdd("*0x710F,x","ADCRESULT7");
+    GEL_WatchAdd("*0x7110,x","ADCRESULT8");
+    GEL_WatchAdd("*0x7111,x","ADCRESULT9");
+    GEL_WatchAdd("*0x7112,x","ADCRESULT10");
+    GEL_WatchAdd("*0x7113,x","ADCRESULT11");
+    GEL_WatchAdd("*0x7114,x","ADCRESULT12");
+    GEL_WatchAdd("*0x7115,x","ADCRESULT13");
+    GEL_WatchAdd("*0x7116,x","ADCRESULT14");
+    GEL_WatchAdd("*0x7117,x","ADCRESULT15");
+    GEL_WatchAdd("*0x7118,x","ADCTRL3");
+    GEL_WatchAdd("*0x7119,x","ADCST");
+    GEL_WatchAdd("*0x711C,x","ADCREFSEL");
+    GEL_WatchAdd("*0x711D,x","ADCOFFTRIM");
+
+    GEL_WatchAdd("*0x0B00,x","ADCRESULT0 Mirror");
+    GEL_WatchAdd("*0x0B01,x","ADCRESULT1 Mirror");
+    GEL_WatchAdd("*0x0B02,x","ADCRESULT2 Mirror");
+    GEL_WatchAdd("*0x0B03,x","ADCRESULT3 Mirror");
+    GEL_WatchAdd("*0x0B04,x","ADCRESULT4 Mirror");
+    GEL_WatchAdd("*0x0B05,x","ADCRESULT5 Mirror");
+    GEL_WatchAdd("*0x0B06,x","ADCRESULT6 Mirror");
+    GEL_WatchAdd("*0x0B07,x","ADCRESULT7 Mirror");
+    GEL_WatchAdd("*0x0B08,x","ADCRESULT8 Mirror");
+    GEL_WatchAdd("*0x0B09,x","ADCRESULT9 Mirror");
+    GEL_WatchAdd("*0x0B0A,x","ADCRESULT10 Mirror");
+    GEL_WatchAdd("*0x0B0B,x","ADCRESULT11 Mirror");
+    GEL_WatchAdd("*0x0B0C,x","ADCRESULT12 Mirror");
+    GEL_WatchAdd("*0x0B0D,x","ADCRESULT13 Mirror");
+    GEL_WatchAdd("*0x0B0E,x","ADCRESULT14 Mirror");
+    GEL_WatchAdd("*0x0B0F,x","ADCRESULT15 Mirror");
+}
+hotmenu ADC_Control_Regs()
+{
+    GEL_WatchAdd("*0x7100,x","ADCTRL1");
+    GEL_WatchAdd("*0x7101,x","ADCTRL2");
+    GEL_WatchAdd("*0x7102,x","ADCMAXCONV");
+    GEL_WatchAdd("*0x7107,x","ADCASEQSR");
+    GEL_WatchAdd("*0x7118,x","ADCTRL3");
+    GEL_WatchAdd("*0x7119,x","ADCST");
+    GEL_WatchAdd("*0x711C,x","ADCREFSEL");
+    GEL_WatchAdd("*0x711D,x","ADCOFFTRIM");
+}
+hotmenu ADCCHSELSEQx_Regs()
+{
+    GEL_WatchAdd("*0x7103,x","ADCCHSELSEQ1");
+    GEL_WatchAdd("*0x7104,x","ADCCHSELSEQ2");
+    GEL_WatchAdd("*0x7105,x","ADCCHSELSEQ3");
+    GEL_WatchAdd("*0x7106,x","ADCCHSELSEQ4");
+}
+hotmenu ADCRESULT_0_to_7()
+{
+    GEL_WatchAdd("*0x7108,x","ADCRESULT0");
+    GEL_WatchAdd("*0x7109,x","ADCRESULT1");
+    GEL_WatchAdd("*0x710A,x","ADCRESULT2");
+    GEL_WatchAdd("*0x710B,x","ADCRESULT3");
+    GEL_WatchAdd("*0x710C,x","ADCRESULT4");
+    GEL_WatchAdd("*0x710D,x","ADCRESULT5");
+    GEL_WatchAdd("*0x710E,x","ADCRESULT6");
+    GEL_WatchAdd("*0x710F,x","ADCRESULT7");
+}
+hotmenu ADCRESULT_8_to_15()
+{
+    GEL_WatchAdd("*0x7110,x","ADCRESULT8");
+    GEL_WatchAdd("*0x7111,x","ADCRESULT9");
+    GEL_WatchAdd("*0x7112,x","ADCRESULT10");
+    GEL_WatchAdd("*0x7113,x","ADCRESULT11");
+    GEL_WatchAdd("*0x7114,x","ADCRESULT12");
+    GEL_WatchAdd("*0x7115,x","ADCRESULT13");
+    GEL_WatchAdd("*0x7116,x","ADCRESULT14");
+    GEL_WatchAdd("*0x7117,x","ADCRESULT15");
+}
+hotmenu ADCRESULT_Mirror_0_to_7()
+{
+    GEL_WatchAdd("*0x0B00,x","ADCRESULT0 Mirror");
+    GEL_WatchAdd("*0x0B01,x","ADCRESULT1 Mirror");
+    GEL_WatchAdd("*0x0B02,x","ADCRESULT2 Mirror");
+    GEL_WatchAdd("*0x0B03,x","ADCRESULT3 Mirror");
+    GEL_WatchAdd("*0x0B04,x","ADCRESULT4 Mirror");
+    GEL_WatchAdd("*0x0B05,x","ADCRESULT5 Mirror");
+    GEL_WatchAdd("*0x0B06,x","ADCRESULT6 Mirror");
+    GEL_WatchAdd("*0x0B07,x","ADCRESULT7 Mirror");
+}
+hotmenu ADCRESULT_Mirror_8_to_15()
+{
+    GEL_WatchAdd("*0x0B08,x","ADCRESULT8 Mirror");
+    GEL_WatchAdd("*0x0B09,x","ADCRESULT9 Mirror");
+    GEL_WatchAdd("*0x0B0A,x","ADCRESULT10 Mirror");
+    GEL_WatchAdd("*0x0B0B,x","ADCRESULT11 Mirror");
+    GEL_WatchAdd("*0x0B0C,x","ADCRESULT12 Mirror");
+    GEL_WatchAdd("*0x0B0D,x","ADCRESULT13 Mirror");
+    GEL_WatchAdd("*0x0B0E,x","ADCRESULT14 Mirror");
+    GEL_WatchAdd("*0x0B0F,x","ADCRESULT15 Mirror");
+}
+
+
+/********************************************************************/
+/* Clocking and Low-Power Registers                                 */
+/********************************************************************/
+menuitem "Watch Clocking and Low-Power Registers";
+
+hotmenu All_Clocking_and_Low_Power_Regs()
+{
+    GEL_WatchAdd("*0x7010,x","XCLK");
+    GEL_WatchAdd("*0x7011,x","PLLSTS");
+    GEL_WatchAdd("*0x701A,x","HISPCP");
+    GEL_WatchAdd("*0x701B,x","LOSPCP");
+    GEL_WatchAdd("*0x701C,x","PCLKCR0");
+    GEL_WatchAdd("*0x701D,x","PCLKCR1");
+    GEL_WatchAdd("*0x701E,x","LPMCR0");
+    GEL_WatchAdd("*0x7020,x","PCLKCR3");
+    GEL_WatchAdd("*0x7021,x","PLLCR");
+}
+
+/********************************************************************/
+/* Code Security Module Registers                                   */
+/********************************************************************/
+menuitem "Watch Code Security Module Registers";
+
+hotmenu CSMSCR()
+{
+    GEL_WatchAdd("*0x0AEF,x","CSMSCR");
+    GEL_WatchAdd("(*0x0AEF>>15)&1,d"," FORCESEC bit");
+    GEL_WatchAdd("(*0x0AEF)&1,d","     SECURE bit");
+}
+hotmenu PWL_Locations()
+{
+    GEL_WatchAdd("*0x33FFF8,x","PWL0");
+    GEL_WatchAdd("*0x33FFF9,x","PWL1");
+    GEL_WatchAdd("*0x33FFFA,x","PWL2");
+    GEL_WatchAdd("*0x33FFFB,x","PWL3");
+    GEL_WatchAdd("*0x33FFFC,x","PWL4");
+    GEL_WatchAdd("*0x33FFFD,x","PWL5");
+    GEL_WatchAdd("*0x33FFFE,x","PWL6");
+    GEL_WatchAdd("*0x33FFFF,x","PWL7");
+}
+
+
+/********************************************************************/
+/* CPU Timer Registers                                              */
+/********************************************************************/
+menuitem "Watch CPU Timer Registers";
+
+hotmenu All_CPU_Timer0_Regs()
+{
+    GEL_WatchAdd("*0x0C00,x","TIMER0TIM");
+    GEL_WatchAdd("*0x0C01,x","TIMER0TIMH");
+    GEL_WatchAdd("*0x0C02,x","TIMER0PRD");
+    GEL_WatchAdd("*0x0C03,x","TIMER0PRDH");
+    GEL_WatchAdd("*0x0C04,x","TIMER0TCR");
+    GEL_WatchAdd("*0x0C06,x","TIMER0TPR");
+    GEL_WatchAdd("*0x0C07,x","TIMER0TPRH");
+}
+hotmenu All_CPU_Timer1_Regs()
+{
+    GEL_WatchAdd("*0x0C08,x","TIMER1TIM");
+    GEL_WatchAdd("*0x0C09,x","TIMER1TIMH");
+    GEL_WatchAdd("*0x0C0A,x","TIMER1PRD");
+    GEL_WatchAdd("*0x0C0B,x","TIMER1PRDH");
+    GEL_WatchAdd("*0x0C0C,x","TIMER1TCR");
+    GEL_WatchAdd("*0x0C0E,x","TIMER1TPR");
+    GEL_WatchAdd("*0x0C0F,x","TIMER1TPRH");
+}
+hotmenu All_CPU_Timer2_Regs()
+{
+    GEL_WatchAdd("*0x0C10,x","TIMER2TIM");
+    GEL_WatchAdd("*0x0C11,x","TIMER2TIMH");
+    GEL_WatchAdd("*0x0C12,x","TIMER2PRD");
+    GEL_WatchAdd("*0x0C13,x","TIMER2PRDH");
+    GEL_WatchAdd("*0x0C14,x","TIMER2TCR");
+    GEL_WatchAdd("*0x0C16,x","TIMER2TPR");
+    GEL_WatchAdd("*0x0C17,x","TIMER2TPRH");
+}
+
+
+/********************************************************************/
+/* Device Emulation Registers                                       */
+/********************************************************************/
+menuitem "Watch Device Emulation Registers";
+
+hotmenu All_Emulation_Regs()
+{
+    GEL_WatchAdd("*(long *)0x0880,x","DEVICECNF");
+    GEL_WatchAdd("*0x0882,x","CLASSID");
+    GEL_WatchAdd("*0x0883,x","REVID");
+    GEL_WatchAdd("*0x0884,x","PROTSTART");
+    GEL_WatchAdd("*0x0885,x","PROTRANGE");
+    GEL_WatchAdd("*0x380090,x","PARTID");    
+}
+
+/********************************************************************/
+/* DMA Registers                                                    */
+/********************************************************************/
+menuitem "Watch DMA Registers";
+
+hotmenu All_DMA_Regs()
+{
+    GEL_WatchAdd("*0x1000,x","DMACTRL");
+    GEL_WatchAdd("*0x1001,x","DEBUGCTRL");
+    GEL_WatchAdd("*0x1002,x","REVISION");
+    GEL_WatchAdd("*0x1004,x","PRIORITYCTRL1");
+    GEL_WatchAdd("*0x1006,x","PRIORITYSTAT");
+
+    GEL_WatchAdd("*0x1020,x","DMA Ch1 MODE");
+    GEL_WatchAdd("*0x1021,x","DMA Ch1 CONTROL");
+    GEL_WatchAdd("*0x1022,x","DMA Ch1 BURST_SIZE");
+    GEL_WatchAdd("*0x1023,x","DMA Ch1 BURST_COUNT");
+    GEL_WatchAdd("*0x1024,x","DMA Ch1 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1025,x","DMA Ch1 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1026,x","DMA Ch1 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1027,x","DMA Ch1 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1028,x","DMA Ch1 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1029,x","DMA Ch1 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x102A,x","DMA Ch1 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x102B,x","DMA Ch1 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x102C,x","DMA Ch1 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x102D,x","DMA Ch1 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x102E,x","DMA Ch1 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x102F,x","DMA Ch1 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1030,x","DMA Ch1 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1032,x","DMA Ch1 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1034,x","DMA Ch1 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1036,x","DMA Ch1 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1038,x","DMA Ch1 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x103A,x","DMA Ch1 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x103C,x","DMA Ch1 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x103E,x","DMA Ch1 DST_ADDR_ACTIVE");
+
+    GEL_WatchAdd("*0x1040,x","DMA Ch2 MODE");
+    GEL_WatchAdd("*0x1041,x","DMA Ch2 CONTROL");
+    GEL_WatchAdd("*0x1042,x","DMA Ch2 BURST_SIZE");
+    GEL_WatchAdd("*0x1043,x","DMA Ch2 BURST_COUNT");
+    GEL_WatchAdd("*0x1044,x","DMA Ch2 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1045,x","DMA Ch2 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1046,x","DMA Ch2 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1047,x","DMA Ch2 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1048,x","DMA Ch2 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1049,x","DMA Ch2 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x104A,x","DMA Ch2 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x104B,x","DMA Ch2 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x104C,x","DMA Ch2 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x104D,x","DMA Ch2 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x104E,x","DMA Ch2 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x104F,x","DMA Ch2 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1050,x","DMA Ch2 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1052,x","DMA Ch2 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1054,x","DMA Ch2 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1056,x","DMA Ch2 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1058,x","DMA Ch2 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x105A,x","DMA Ch2 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x105C,x","DMA Ch2 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x105E,x","DMA Ch2 DST_ADDR_ACTIVE");
+
+    GEL_WatchAdd("*0x1060,x","DMA Ch3 MODE");
+    GEL_WatchAdd("*0x1061,x","DMA Ch3 CONTROL");
+    GEL_WatchAdd("*0x1062,x","DMA Ch3 BURST_SIZE");
+    GEL_WatchAdd("*0x1063,x","DMA Ch3 BURST_COUNT");
+    GEL_WatchAdd("*0x1064,x","DMA Ch3 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1065,x","DMA Ch3 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1066,x","DMA Ch3 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1067,x","DMA Ch3 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1068,x","DMA Ch3 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1069,x","DMA Ch3 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x106A,x","DMA Ch3 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x106B,x","DMA Ch3 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x106C,x","DMA Ch3 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x106D,x","DMA Ch3 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x106E,x","DMA Ch3 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x106F,x","DMA Ch3 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1070,x","DMA Ch3 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1072,x","DMA Ch3 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1074,x","DMA Ch3 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1076,x","DMA Ch3 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1078,x","DMA Ch3 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x107A,x","DMA Ch3 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x107C,x","DMA Ch3 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x107E,x","DMA Ch3 DST_ADDR_ACTIVE");
+
+    GEL_WatchAdd("*0x1080,x","DMA Ch4 MODE");
+    GEL_WatchAdd("*0x1081,x","DMA Ch4 CONTROL");
+    GEL_WatchAdd("*0x1082,x","DMA Ch4 BURST_SIZE");
+    GEL_WatchAdd("*0x1083,x","DMA Ch4 BURST_COUNT");
+    GEL_WatchAdd("*0x1084,x","DMA Ch4 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1085,x","DMA Ch4 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1086,x","DMA Ch4 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1087,x","DMA Ch4 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1088,x","DMA Ch4 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1089,x","DMA Ch4 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x108A,x","DMA Ch4 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x108B,x","DMA Ch4 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x108C,x","DMA Ch4 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x108D,x","DMA Ch4 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x108E,x","DMA Ch4 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x108F,x","DMA Ch4 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1090,x","DMA Ch4 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1092,x","DMA Ch4 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1094,x","DMA Ch4 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1096,x","DMA Ch4 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1098,x","DMA Ch4 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x109A,x","DMA Ch4 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x109C,x","DMA Ch4 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x109E,x","DMA Ch4 DST_ADDR_ACTIVE");
+
+    GEL_WatchAdd("*0x10A0,x","DMA Ch5 MODE");
+    GEL_WatchAdd("*0x10A1,x","DMA Ch5 CONTROL");
+    GEL_WatchAdd("*0x10A2,x","DMA Ch5 BURST_SIZE");
+    GEL_WatchAdd("*0x10A3,x","DMA Ch5 BURST_COUNT");
+    GEL_WatchAdd("*0x10A4,x","DMA Ch5 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x10A5,x","DMA Ch5 DST_BURST_STEP");
+    GEL_WatchAdd("*0x10A6,x","DMA Ch5 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x10A7,x","DMA Ch5 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x10A8,x","DMA Ch5 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10A9,x","DMA Ch5 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10AA,x","DMA Ch5 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x10AB,x","DMA Ch5 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x10AC,x","DMA Ch5 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x10AD,x","DMA Ch5 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x10AE,x","DMA Ch5 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x10AF,x","DMA Ch5 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x10B0,x","DMA Ch5 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10B2,x","DMA Ch5 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10B4,x","DMA Ch5 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10B6,x","DMA Ch5 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10B8,x","DMA Ch5 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10BA,x","DMA Ch5 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10BC,x","DMA Ch5 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10BE,x","DMA Ch5 DST_ADDR_ACTIVE");
+
+    GEL_WatchAdd("*0x10C0,x","DMA Ch6 MODE");
+    GEL_WatchAdd("*0x10C1,x","DMA Ch6 CONTROL");
+    GEL_WatchAdd("*0x10C2,x","DMA Ch6 BURST_SIZE");
+    GEL_WatchAdd("*0x10C3,x","DMA Ch6 BURST_COUNT");
+    GEL_WatchAdd("*0x10C4,x","DMA Ch6 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x10C5,x","DMA Ch6 DST_BURST_STEP");
+    GEL_WatchAdd("*0x10C6,x","DMA Ch6 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x10C7,x","DMA Ch6 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x10C8,x","DMA Ch6 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10C9,x","DMA Ch6 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10CA,x","DMA Ch6 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x10CB,x","DMA Ch6 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x10CC,x","DMA Ch6 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x10CD,x","DMA Ch6 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x10CE,x","DMA Ch6 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x10CF,x","DMA Ch6 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x10D0,x","DMA Ch6 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10D2,x","DMA Ch6 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10D4,x","DMA Ch6 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10D6,x","DMA Ch6 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10D8,x","DMA Ch6 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10DA,x","DMA Ch6 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10DC,x","DMA Ch6 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10DE,x","DMA Ch6 DST_ADDR_ACTIVE");
+
+
+}
+hotmenu DMA_Channel_1_regs()
+{
+    GEL_WatchAdd("*0x1020,x","DMA Ch1 MODE");
+    GEL_WatchAdd("*0x1021,x","DMA Ch1 CONTROL");
+    GEL_WatchAdd("*0x1022,x","DMA Ch1 BURST_SIZE");
+    GEL_WatchAdd("*0x1023,x","DMA Ch1 BURST_COUNT");
+    GEL_WatchAdd("*0x1024,x","DMA Ch1 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1025,x","DMA Ch1 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1026,x","DMA Ch1 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1027,x","DMA Ch1 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1028,x","DMA Ch1 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1029,x","DMA Ch1 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x102A,x","DMA Ch1 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x102B,x","DMA Ch1 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x102C,x","DMA Ch1 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x102D,x","DMA Ch1 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x102E,x","DMA Ch1 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x102F,x","DMA Ch1 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1030,x","DMA Ch1 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1032,x","DMA Ch1 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1034,x","DMA Ch1 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1036,x","DMA Ch1 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1038,x","DMA Ch1 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x103A,x","DMA Ch1 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x103C,x","DMA Ch1 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x103E,x","DMA Ch1 DST_ADDR_ACTIVE");
+}
+
+hotmenu DMA_Channel_2_regs()
+{
+    GEL_WatchAdd("*0x1040,x","DMA Ch2 MODE");
+    GEL_WatchAdd("*0x1041,x","DMA Ch2 CONTROL");
+    GEL_WatchAdd("*0x1042,x","DMA Ch2 BURST_SIZE");
+    GEL_WatchAdd("*0x1043,x","DMA Ch2 BURST_COUNT");
+    GEL_WatchAdd("*0x1044,x","DMA Ch2 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1045,x","DMA Ch2 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1046,x","DMA Ch2 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1047,x","DMA Ch2 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1048,x","DMA Ch2 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1049,x","DMA Ch2 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x104A,x","DMA Ch2 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x104B,x","DMA Ch2 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x104C,x","DMA Ch2 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x104D,x","DMA Ch2 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x104E,x","DMA Ch2 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x104F,x","DMA Ch2 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1050,x","DMA Ch2 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1052,x","DMA Ch2 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1054,x","DMA Ch2 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1056,x","DMA Ch2 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1058,x","DMA Ch2 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x105A,x","DMA Ch2 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x105C,x","DMA Ch2 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x105E,x","DMA Ch2 DST_ADDR_ACTIVE");
+}
+hotmenu DMA_Channel_3_regs()
+{
+    GEL_WatchAdd("*0x1060,x","DMA Ch3 MODE");
+    GEL_WatchAdd("*0x1061,x","DMA Ch3 CONTROL");
+    GEL_WatchAdd("*0x1062,x","DMA Ch3 BURST_SIZE");
+    GEL_WatchAdd("*0x1063,x","DMA Ch3 BURST_COUNT");
+    GEL_WatchAdd("*0x1064,x","DMA Ch3 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1065,x","DMA Ch3 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1066,x","DMA Ch3 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1067,x","DMA Ch3 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1068,x","DMA Ch3 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1069,x","DMA Ch3 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x106A,x","DMA Ch3 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x106B,x","DMA Ch3 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x106C,x","DMA Ch3 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x106D,x","DMA Ch3 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x106E,x","DMA Ch3 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x106F,x","DMA Ch3 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1070,x","DMA Ch3 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1072,x","DMA Ch3 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1074,x","DMA Ch3 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1076,x","DMA Ch3 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1078,x","DMA Ch3 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x107A,x","DMA Ch3 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x107C,x","DMA Ch3 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x107E,x","DMA Ch3 DST_ADDR_ACTIVE");
+}
+hotmenu DMA_Channel_4_regs()
+{
+    GEL_WatchAdd("*0x1080,x","DMA Ch4 MODE");
+    GEL_WatchAdd("*0x1081,x","DMA Ch4 CONTROL");
+    GEL_WatchAdd("*0x1082,x","DMA Ch4 BURST_SIZE");
+    GEL_WatchAdd("*0x1083,x","DMA Ch4 BURST_COUNT");
+    GEL_WatchAdd("*0x1084,x","DMA Ch4 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1085,x","DMA Ch4 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1086,x","DMA Ch4 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1087,x","DMA Ch4 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1088,x","DMA Ch4 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1089,x","DMA Ch4 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x108A,x","DMA Ch4 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x108B,x","DMA Ch4 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x108C,x","DMA Ch4 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x108D,x","DMA Ch4 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x108E,x","DMA Ch4 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x108F,x","DMA Ch4 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1090,x","DMA Ch4 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1092,x","DMA Ch4 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1094,x","DMA Ch4 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1096,x","DMA Ch4 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1098,x","DMA Ch4 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x109A,x","DMA Ch4 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x109C,x","DMA Ch4 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x109E,x","DMA Ch4 DST_ADDR_ACTIVE");
+}
+hotmenu DMA_Channel_5_regs()
+{
+    GEL_WatchAdd("*0x10A0,x","DMA Ch5 MODE");
+    GEL_WatchAdd("*0x10A1,x","DMA Ch5 CONTROL");
+    GEL_WatchAdd("*0x10A2,x","DMA Ch5 BURST_SIZE");
+    GEL_WatchAdd("*0x10A3,x","DMA Ch5 BURST_COUNT");
+    GEL_WatchAdd("*0x10A4,x","DMA Ch5 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x10A5,x","DMA Ch5 DST_BURST_STEP");
+    GEL_WatchAdd("*0x10A6,x","DMA Ch5 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x10A7,x","DMA Ch5 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x10A8,x","DMA Ch5 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10A9,x","DMA Ch5 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10AA,x","DMA Ch5 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x10AB,x","DMA Ch5 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x10AC,x","DMA Ch5 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x10AD,x","DMA Ch5 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x10AE,x","DMA Ch5 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x10AF,x","DMA Ch5 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x10B0,x","DMA Ch5 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10B2,x","DMA Ch5 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10B4,x","DMA Ch5 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10B6,x","DMA Ch5 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10B8,x","DMA Ch5 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10BA,x","DMA Ch5 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10BC,x","DMA Ch5 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10BE,x","DMA Ch5 DST_ADDR_ACTIVE");
+}
+hotmenu DMA_Channel_6_regs()
+{
+    GEL_WatchAdd("*0x10C0,x","DMA Ch6 MODE");
+    GEL_WatchAdd("*0x10C1,x","DMA Ch6 CONTROL");
+    GEL_WatchAdd("*0x10C2,x","DMA Ch6 BURST_SIZE");
+    GEL_WatchAdd("*0x10C3,x","DMA Ch6 BURST_COUNT");
+    GEL_WatchAdd("*0x10C4,x","DMA Ch6 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x10C5,x","DMA Ch6 DST_BURST_STEP");
+    GEL_WatchAdd("*0x10C6,x","DMA Ch6 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x10C7,x","DMA Ch6 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x10C8,x","DMA Ch6 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10C9,x","DMA Ch6 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10CA,x","DMA Ch6 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x10CB,x","DMA Ch6 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x10CC,x","DMA Ch6 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x10CD,x","DMA Ch6 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x10CE,x","DMA Ch6 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x10CF,x","DMA Ch6 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x10D0,x","DMA Ch6 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10D2,x","DMA Ch6 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10D4,x","DMA Ch6 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10D6,x","DMA Ch6 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10D8,x","DMA Ch6 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10DA,x","DMA Ch6 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10DC,x","DMA Ch6 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10DE,x","DMA Ch6 DST_ADDR_ACTIVE");
+}
+
+/********************************************************************/
+/* eCAN Registers                                                   */
+/********************************************************************/
+menuitem "Watch eCAN Registers";
+
+hotmenu eCAN_A_Global_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6000,x","eCANA CANME");
+    GEL_WatchAdd("*(long *)0x6002,x","eCANA CANMD");
+    GEL_WatchAdd("*(long *)0x6004,x","eCANA CANTRS");
+    GEL_WatchAdd("*(long *)0x6006,x","eCANA CANTRR");
+    GEL_WatchAdd("*(long *)0x6008,x","eCANA CANTA");
+    GEL_WatchAdd("*(long *)0x600A,x","eCANA CANAA");
+    GEL_WatchAdd("*(long *)0x600C,x","eCANA CANRMP");
+    GEL_WatchAdd("*(long *)0x600E,x","eCANA CANRML");
+    GEL_WatchAdd("*(long *)0x6010,x","eCANA CANRFP");
+    GEL_WatchAdd("*(long *)0x6014,x","eCANA CANMC");
+    GEL_WatchAdd("*(long *)0x6016,x","eCANA CANBTC");
+    GEL_WatchAdd("*(long *)0x6018,x","eCANA CANES");
+    GEL_WatchAdd("*(long *)0x601A,x","eCANA CANTEC");
+    GEL_WatchAdd("*(long *)0x601C,x","eCANA CANREC");
+    GEL_WatchAdd("*(long *)0x601E,x","eCANA CANGIF0");
+    GEL_WatchAdd("*(long *)0x6020,x","eCANA CANGIM");
+    GEL_WatchAdd("*(long *)0x6022,x","eCANA CANGIF1");
+    GEL_WatchAdd("*(long *)0x6024,x","eCANA CANMIM");
+    GEL_WatchAdd("*(long *)0x6026,x","eCANA CANMIL");
+    GEL_WatchAdd("*(long *)0x6028,x","eCANA CANOPC");
+    GEL_WatchAdd("*(long *)0x602A,x","eCANA CANTIOC");
+    GEL_WatchAdd("*(long *)0x602C,x","eCANA CANRIOC");
+    GEL_WatchAdd("*(long *)0x602E,x","eCANA CANLNT");
+    GEL_WatchAdd("*(long *)0x6030,x","eCANA CANTOC");
+    GEL_WatchAdd("*(long *)0x6032,x","eCANA CANTOS");
+}
+hotmenu eCAN_A_Mailbox_0_to_1_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6040,x","eCANA LAM0");
+    GEL_WatchAdd("*(long *)0x6080,x","eCANA MOTS0");
+    GEL_WatchAdd("*(long *)0x60C0,x","eCANA MOTO0");
+    GEL_WatchAdd("*(long *)0x6100,x","eCANA MID0");
+    GEL_WatchAdd("*(long *)0x6102,x","eCANA MCF0");
+    GEL_WatchAdd("*(long *)0x6104,x","eCANA MDL0");
+    GEL_WatchAdd("*(long *)0x6106,x","eCANA MDH0");
+    
+    GEL_WatchAdd("*(long *)0x6042,x","eCANA LAM1");
+    GEL_WatchAdd("*(long *)0x6082,x","eCANA MOTS1");
+    GEL_WatchAdd("*(long *)0x60C2,x","eCANA MOTO1");
+    GEL_WatchAdd("*(long *)0x6108,x","eCANA MID1");
+    GEL_WatchAdd("*(long *)0x610A,x","eCANA MCF1");
+    GEL_WatchAdd("*(long *)0x610C,x","eCANA MDL1");
+    GEL_WatchAdd("*(long *)0x610E,x","eCANA MDH1");
+}
+hotmenu eCAN_A_Mailbox_2_to_3_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6044,x","eCANA LAM2");
+    GEL_WatchAdd("*(long *)0x6084,x","eCANA MOTS2");
+    GEL_WatchAdd("*(long *)0x60C4,x","eCANA MOTO2");
+    GEL_WatchAdd("*(long *)0x6110,x","eCANA MID2");
+    GEL_WatchAdd("*(long *)0x6112,x","eCANA MCF2");
+    GEL_WatchAdd("*(long *)0x6114,x","eCANA MDL2");
+    GEL_WatchAdd("*(long *)0x6116,x","eCANA MDH2");
+
+    GEL_WatchAdd("*(long *)0x6046,x","eCANA LAM3");
+    GEL_WatchAdd("*(long *)0x6086,x","eCANA MOTS3");
+    GEL_WatchAdd("*(long *)0x60C6,x","eCANA MOTO3");
+    GEL_WatchAdd("*(long *)0x6118,x","eCANA MID3");
+    GEL_WatchAdd("*(long *)0x611A,x","eCANA MCF3");
+    GEL_WatchAdd("*(long *)0x611C,x","eCANA MDL3");
+    GEL_WatchAdd("*(long *)0x611E,x","eCANA MDH3");
+}
+hotmenu eCAN_A_Mailbox_4_to_5_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6048,x","eCANA LAM4");
+    GEL_WatchAdd("*(long *)0x6088,x","eCANA MOTS4");
+    GEL_WatchAdd("*(long *)0x60C8,x","eCANA MOTO4");
+    GEL_WatchAdd("*(long *)0x6120,x","eCANA MID4");
+    GEL_WatchAdd("*(long *)0x6122,x","eCANA MCF4");
+    GEL_WatchAdd("*(long *)0x6124,x","eCANA MDL4");
+    GEL_WatchAdd("*(long *)0x6126,x","eCANA MDH4");
+    
+    GEL_WatchAdd("*(long *)0x604A,x","eCANA LAM5");
+    GEL_WatchAdd("*(long *)0x608A,x","eCANA MOTS5");
+    GEL_WatchAdd("*(long *)0x60CA,x","eCANA MOTO5");
+    GEL_WatchAdd("*(long *)0x6128,x","eCANA MID5");
+    GEL_WatchAdd("*(long *)0x612A,x","eCANA MCF5");
+    GEL_WatchAdd("*(long *)0x612C,x","eCANA MDL5");
+    GEL_WatchAdd("*(long *)0x612E,x","eCANA MDH5");
+}
+hotmenu eCAN_A_Mailbox_6_to_7_Regs()
+{
+    GEL_WatchAdd("*(long *)0x604C,x","eCANA LAM6");
+    GEL_WatchAdd("*(long *)0x608C,x","eCANA MOTS6");
+    GEL_WatchAdd("*(long *)0x60CC,x","eCANA MOTO6");
+    GEL_WatchAdd("*(long *)0x6130,x","eCANA MID6");
+    GEL_WatchAdd("*(long *)0x6132,x","eCANA MCF6");
+    GEL_WatchAdd("*(long *)0x6134,x","eCANA MDL6");
+    GEL_WatchAdd("*(long *)0x6136,x","eCANA MDH6");
+    
+    GEL_WatchAdd("*(long *)0x604E,x","eCANA LAM7");
+    GEL_WatchAdd("*(long *)0x608E,x","eCANA MOTS7");
+    GEL_WatchAdd("*(long *)0x60CE,x","eCANA MOTO7");
+    GEL_WatchAdd("*(long *)0x6138,x","eCANA MID7");
+    GEL_WatchAdd("*(long *)0x613A,x","eCANA MCF7");
+    GEL_WatchAdd("*(long *)0x613C,x","eCANA MDL7");
+    GEL_WatchAdd("*(long *)0x613E,x","eCANA MDH7");
+}
+hotmenu eCAN_A_Mailbox_8_to_9_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6050,x","eCANA LAM8");
+    GEL_WatchAdd("*(long *)0x6090,x","eCANA MOTS8");
+    GEL_WatchAdd("*(long *)0x60D0,x","eCANA MOTO8");
+    GEL_WatchAdd("*(long *)0x6140,x","eCANA MID8");
+    GEL_WatchAdd("*(long *)0x6142,x","eCANA MCF8");
+    GEL_WatchAdd("*(long *)0x6144,x","eCANA MDL8");
+    GEL_WatchAdd("*(long *)0x6146,x","eCANA MDH8");
+
+    GEL_WatchAdd("*(long *)0x6052,x","eCANA LAM9");
+    GEL_WatchAdd("*(long *)0x6092,x","eCANA MOTS9");
+    GEL_WatchAdd("*(long *)0x60D2,x","eCANA MOTO9");
+    GEL_WatchAdd("*(long *)0x6148,x","eCANA MID9");
+    GEL_WatchAdd("*(long *)0x614A,x","eCANA MCF9");
+    GEL_WatchAdd("*(long *)0x614C,x","eCANA MDL9");
+    GEL_WatchAdd("*(long *)0x614E,x","eCANA MDH9");
+}
+hotmenu eCAN_A_Mailbox_10_to_11_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6054,x","eCANA LAM10");
+    GEL_WatchAdd("*(long *)0x6094,x","eCANA MOTS10");
+    GEL_WatchAdd("*(long *)0x60D4,x","eCANA MOTO10");
+    GEL_WatchAdd("*(long *)0x6150,x","eCANA MID10");
+    GEL_WatchAdd("*(long *)0x6152,x","eCANA MCF10");
+    GEL_WatchAdd("*(long *)0x6154,x","eCANA MDL10");
+    GEL_WatchAdd("*(long *)0x6156,x","eCANA MDH10");
+
+    GEL_WatchAdd("*(long *)0x6056,x","eCANA LAM11");
+    GEL_WatchAdd("*(long *)0x6096,x","eCANA MOTS11");
+    GEL_WatchAdd("*(long *)0x60D6,x","eCANA MOTO11");
+    GEL_WatchAdd("*(long *)0x6158,x","eCANA MID11");
+    GEL_WatchAdd("*(long *)0x615A,x","eCANA MCF11");
+    GEL_WatchAdd("*(long *)0x615C,x","eCANA MDL11");
+    GEL_WatchAdd("*(long *)0x615E,x","eCANA MDH11");
+}
+hotmenu eCAN_A_Mailbox_12_to_13_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6058,x","eCANA LAM12");
+    GEL_WatchAdd("*(long *)0x6098,x","eCANA MOTS12");
+    GEL_WatchAdd("*(long *)0x60D8,x","eCANA MOTO12");
+    GEL_WatchAdd("*(long *)0x6160,x","eCANA MID12");
+    GEL_WatchAdd("*(long *)0x6162,x","eCANA MCF12");
+    GEL_WatchAdd("*(long *)0x6164,x","eCANA MDL12");
+    GEL_WatchAdd("*(long *)0x6166,x","eCANA MDH12");
+    
+    GEL_WatchAdd("*(long *)0x605A,x","eCANA LAM13");
+    GEL_WatchAdd("*(long *)0x609A,x","eCANA MOTS13");
+    GEL_WatchAdd("*(long *)0x60DA,x","eCANA MOTO13");
+    GEL_WatchAdd("*(long *)0x6168,x","eCANA MID13");
+    GEL_WatchAdd("*(long *)0x616A,x","eCANA MCF13");
+    GEL_WatchAdd("*(long *)0x616C,x","eCANA MDL13");
+    GEL_WatchAdd("*(long *)0x616E,x","eCANA MDH13");
+}
+hotmenu eCAN_A_Mailbox_14_to_15_Regs()
+{
+    GEL_WatchAdd("*(long *)0x605C,x","eCANA LAM14");
+    GEL_WatchAdd("*(long *)0x609C,x","eCANA MOTS14");
+    GEL_WatchAdd("*(long *)0x60DC,x","eCANA MOTO14");
+    GEL_WatchAdd("*(long *)0x6170,x","eCANA MID14");
+    GEL_WatchAdd("*(long *)0x6172,x","eCANA MCF14");
+    GEL_WatchAdd("*(long *)0x6174,x","eCANA MDL14");
+    GEL_WatchAdd("*(long *)0x6176,x","eCANA MDH14");
+    
+    GEL_WatchAdd("*(long *)0x605E,x","eCANA LAM15");
+    GEL_WatchAdd("*(long *)0x609E,x","eCANA MOTS15");
+    GEL_WatchAdd("*(long *)0x60DE,x","eCANA MOTO15");
+    GEL_WatchAdd("*(long *)0x6178,x","eCANA MID15");
+    GEL_WatchAdd("*(long *)0x617A,x","eCANA MCF15");
+    GEL_WatchAdd("*(long *)0x617C,x","eCANA MDL15");
+    GEL_WatchAdd("*(long *)0x617E,x","eCANA MDH15");
+}
+hotmenu eCAN_A_Mailbox_16_to_17_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6060,x","eCANA LAM16");
+    GEL_WatchAdd("*(long *)0x60A0,x","eCANA MOTS16");
+    GEL_WatchAdd("*(long *)0x60E0,x","eCANA MOTO16");
+    GEL_WatchAdd("*(long *)0x6180,x","eCANA MID16");
+    GEL_WatchAdd("*(long *)0x6182,x","eCANA MCF16");
+    GEL_WatchAdd("*(long *)0x6184,x","eCANA MDL16");
+    GEL_WatchAdd("*(long *)0x6186,x","eCANA MDH16");
+
+    GEL_WatchAdd("*(long *)0x6062,x","eCANA LAM17");
+    GEL_WatchAdd("*(long *)0x60A2,x","eCANA MOTS17");
+    GEL_WatchAdd("*(long *)0x60E2,x","eCANA MOTO17");
+    GEL_WatchAdd("*(long *)0x6188,x","eCANA MID17");
+    GEL_WatchAdd("*(long *)0x618A,x","eCANA MCF17");
+    GEL_WatchAdd("*(long *)0x618C,x","eCANA MDL17");
+    GEL_WatchAdd("*(long *)0x618E,x","eCANA MDH17");
+}
+hotmenu eCAN_A_Mailbox_18_to_19_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6064,x","eCANA LAM18");
+    GEL_WatchAdd("*(long *)0x60A4,x","eCANA MOTS18");
+    GEL_WatchAdd("*(long *)0x60E4,x","eCANA MOTO18");
+    GEL_WatchAdd("*(long *)0x6190,x","eCANA MID18");
+    GEL_WatchAdd("*(long *)0x6192,x","eCANA MCF18");
+    GEL_WatchAdd("*(long *)0x6194,x","eCANA MDL18");
+    GEL_WatchAdd("*(long *)0x6196,x","eCANA MDH18");
+
+    GEL_WatchAdd("*(long *)0x6066,x","eCANA LAM19");
+    GEL_WatchAdd("*(long *)0x60A6,x","eCANA MOTS19");
+    GEL_WatchAdd("*(long *)0x60E6,x","eCANA MOTO19");
+    GEL_WatchAdd("*(long *)0x6198,x","eCANA MID19");
+    GEL_WatchAdd("*(long *)0x619A,x","eCANA MCF19");
+    GEL_WatchAdd("*(long *)0x619C,x","eCANA MDL19");
+    GEL_WatchAdd("*(long *)0x619E,x","eCANA MDH19");
+}
+hotmenu eCAN_A_Mailbox_20_to_21_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6068,x","eCANA LAM20");
+    GEL_WatchAdd("*(long *)0x60A8,x","eCANA MOTS20");
+    GEL_WatchAdd("*(long *)0x60E8,x","eCANA MOTO20");
+    GEL_WatchAdd("*(long *)0x61A0,x","eCANA MID20");
+    GEL_WatchAdd("*(long *)0x61A2,x","eCANA MCF20");
+    GEL_WatchAdd("*(long *)0x61A4,x","eCANA MDL20");
+    GEL_WatchAdd("*(long *)0x61A6,x","eCANA MDH20");
+    
+    GEL_WatchAdd("*(long *)0x606A,x","eCANA LAM21");
+    GEL_WatchAdd("*(long *)0x60AA,x","eCANA MOTS21");
+    GEL_WatchAdd("*(long *)0x60EA,x","eCANA MOTO21");
+    GEL_WatchAdd("*(long *)0x61A8,x","eCANA MID21");
+    GEL_WatchAdd("*(long *)0x61AA,x","eCANA MCF21");
+    GEL_WatchAdd("*(long *)0x61AC,x","eCANA MDL21");
+    GEL_WatchAdd("*(long *)0x61AE,x","eCANA MDH21");
+}
+hotmenu eCAN_A_Mailbox_22_to_23_Regs()
+{
+    GEL_WatchAdd("*(long *)0x606C,x","eCANA LAM22");
+    GEL_WatchAdd("*(long *)0x60AC,x","eCANA MOTS22");
+    GEL_WatchAdd("*(long *)0x60EC,x","eCANA MOTO22");
+    GEL_WatchAdd("*(long *)0x61B0,x","eCANA MID22");
+    GEL_WatchAdd("*(long *)0x61B2,x","eCANA MCF22");
+    GEL_WatchAdd("*(long *)0x61B4,x","eCANA MDL22");
+    GEL_WatchAdd("*(long *)0x61B6,x","eCANA MDH22");
+
+    GEL_WatchAdd("*(long *)0x606E,x","eCANA LAM23");
+    GEL_WatchAdd("*(long *)0x60AE,x","eCANA MOTS23");
+    GEL_WatchAdd("*(long *)0x60EE,x","eCANA MOTO23");
+    GEL_WatchAdd("*(long *)0x61B8,x","eCANA MID23");
+    GEL_WatchAdd("*(long *)0x61BA,x","eCANA MCF23");
+    GEL_WatchAdd("*(long *)0x61BC,x","eCANA MDL23");
+    GEL_WatchAdd("*(long *)0x61BE,x","eCANA MDH23");
+}
+hotmenu eCAN_A_Mailbox_24_to_25_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6070,x","eCANA LAM24");
+    GEL_WatchAdd("*(long *)0x60B0,x","eCANA MOTS24");
+    GEL_WatchAdd("*(long *)0x60F0,x","eCANA MOTO24");
+    GEL_WatchAdd("*(long *)0x61C0,x","eCANA MID24");
+    GEL_WatchAdd("*(long *)0x61C2,x","eCANA MCF24");
+    GEL_WatchAdd("*(long *)0x61C4,x","eCANA MDL24");
+    GEL_WatchAdd("*(long *)0x61C6,x","eCANA MDH24");
+
+    GEL_WatchAdd("*(long *)0x6072,x","eCANA LAM25");
+    GEL_WatchAdd("*(long *)0x60B2,x","eCANA MOTS25");
+    GEL_WatchAdd("*(long *)0x60F2,x","eCANA MOTO25");
+    GEL_WatchAdd("*(long *)0x61C8,x","eCANA MID25");
+    GEL_WatchAdd("*(long *)0x61CA,x","eCANA MCF25");
+    GEL_WatchAdd("*(long *)0x61CC,x","eCANA MDL25");
+    GEL_WatchAdd("*(long *)0x61CE,x","eCANA MDH25");
+}
+hotmenu eCAN_A_Mailbox_26_to_27_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6074,x","eCANA LAM26");
+    GEL_WatchAdd("*(long *)0x60B4,x","eCANA MOTS26");
+    GEL_WatchAdd("*(long *)0x60F4,x","eCANA MOTO26");
+    GEL_WatchAdd("*(long *)0x61D0,x","eCANA MID26");
+    GEL_WatchAdd("*(long *)0x61D2,x","eCANA MCF26");
+    GEL_WatchAdd("*(long *)0x61D4,x","eCANA MDL26");
+    GEL_WatchAdd("*(long *)0x61D6,x","eCANA MDH26");
+
+    GEL_WatchAdd("*(long *)0x6076,x","eCANA LAM27");
+    GEL_WatchAdd("*(long *)0x60B6,x","eCANA MOTS27");
+    GEL_WatchAdd("*(long *)0x60F6,x","eCANA MOTO27");
+    GEL_WatchAdd("*(long *)0x61D8,x","eCANA MID27");
+    GEL_WatchAdd("*(long *)0x61DA,x","eCANA MCF27");
+    GEL_WatchAdd("*(long *)0x61DC,x","eCANA MDL27");
+    GEL_WatchAdd("*(long *)0x61DE,x","eCANA MDH27");
+}
+hotmenu eCAN_A_Mailbox_28_to_29_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6078,x","eCANA LAM28");
+    GEL_WatchAdd("*(long *)0x60B8,x","eCANA MOTS28");
+    GEL_WatchAdd("*(long *)0x60F8,x","eCANA MOTO28");
+    GEL_WatchAdd("*(long *)0x61E0,x","eCANA MID28");
+    GEL_WatchAdd("*(long *)0x61E2,x","eCANA MCF28");
+    GEL_WatchAdd("*(long *)0x61E4,x","eCANA MDL28");
+    GEL_WatchAdd("*(long *)0x61E6,x","eCANA MDH28");
+
+    GEL_WatchAdd("*(long *)0x607A,x","eCANA LAM29");
+    GEL_WatchAdd("*(long *)0x60BA,x","eCANA MOTS29");
+    GEL_WatchAdd("*(long *)0x60FA,x","eCANA MOTO29");
+    GEL_WatchAdd("*(long *)0x61E8,x","eCANA MID29");
+    GEL_WatchAdd("*(long *)0x61EA,x","eCANA MCF29");
+    GEL_WatchAdd("*(long *)0x61EC,x","eCANA MDL29");
+    GEL_WatchAdd("*(long *)0x61EE,x","eCANA MDH29");
+}
+hotmenu eCAN_A_Mailbox_30_to_31_Regs()
+{
+    GEL_WatchAdd("*(long *)0x607C,x","eCANA LAM30");
+    GEL_WatchAdd("*(long *)0x60BC,x","eCANA MOTS30");
+    GEL_WatchAdd("*(long *)0x60FC,x","eCANA MOTO30");
+    GEL_WatchAdd("*(long *)0x61F0,x","eCANA MID30");
+    GEL_WatchAdd("*(long *)0x61F2,x","eCANA MCF30");
+    GEL_WatchAdd("*(long *)0x61F4,x","eCANA MDL30");
+    GEL_WatchAdd("*(long *)0x61F6,x","eCANA MDH30");
+
+    GEL_WatchAdd("*(long *)0x607E,x","eCANA LAM31");
+    GEL_WatchAdd("*(long *)0x60BE,x","eCANA MOTS31");
+    GEL_WatchAdd("*(long *)0x60FE,x","eCANA MOTO31");
+    GEL_WatchAdd("*(long *)0x61F8,x","eCANA MID31");
+    GEL_WatchAdd("*(long *)0x61FA,x","eCANA MCF31");
+    GEL_WatchAdd("*(long *)0x61FC,x","eCANA MDL31");
+    GEL_WatchAdd("*(long *)0x61FE,x","eCANA MDH31");
+}
+hotmenu eCAN_B_Global_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6200,x","eCANB CANME");
+    GEL_WatchAdd("*(long *)0x6202,x","eCANB CANMD");
+    GEL_WatchAdd("*(long *)0x6204,x","eCANB CANTRS");
+    GEL_WatchAdd("*(long *)0x6206,x","eCANB CANTRR");
+    GEL_WatchAdd("*(long *)0x6208,x","eCANB CANTA");
+    GEL_WatchAdd("*(long *)0x620A,x","eCANB CANAA");
+    GEL_WatchAdd("*(long *)0x620C,x","eCANB CANRMP");
+    GEL_WatchAdd("*(long *)0x620E,x","eCANB CANRML");
+    GEL_WatchAdd("*(long *)0x6210,x","eCANB CANRFP");
+    GEL_WatchAdd("*(long *)0x6214,x","eCANB CANMC");
+    GEL_WatchAdd("*(long *)0x6216,x","eCANB CANBTC");
+    GEL_WatchAdd("*(long *)0x6218,x","eCANB CANES");
+    GEL_WatchAdd("*(long *)0x621A,x","eCANB CANTEC");
+    GEL_WatchAdd("*(long *)0x621C,x","eCANB CANREC");
+    GEL_WatchAdd("*(long *)0x621E,x","eCANB CANGIF0");
+    GEL_WatchAdd("*(long *)0x6220,x","eCANB CANGIM");
+    GEL_WatchAdd("*(long *)0x6222,x","eCANB CANGIF1");
+    GEL_WatchAdd("*(long *)0x6224,x","eCANB CANMIM");
+    GEL_WatchAdd("*(long *)0x6226,x","eCANB CANMIL");
+    GEL_WatchAdd("*(long *)0x6228,x","eCANB CANOPC");
+    GEL_WatchAdd("*(long *)0x622A,x","eCANB CANTIOC");
+    GEL_WatchAdd("*(long *)0x622C,x","eCANB CANRIOC");
+    GEL_WatchAdd("*(long *)0x622E,x","eCANB CANLNT");
+    GEL_WatchAdd("*(long *)0x6230,x","eCANB CANTOC");
+    GEL_WatchAdd("*(long *)0x6232,x","eCANB CANTOS");
+}
+hotmenu eCAN_B_Mailbox_0_to_1_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6240,x","eCANB LAM0");
+    GEL_WatchAdd("*(long *)0x6280,x","eCANB MOTS0");
+    GEL_WatchAdd("*(long *)0x62C0,x","eCANB MOTO0");
+    GEL_WatchAdd("*(long *)0x6300,x","eCANB MID0");
+    GEL_WatchAdd("*(long *)0x6302,x","eCANB MCF0");
+    GEL_WatchAdd("*(long *)0x6304,x","eCANB MDL0");
+    GEL_WatchAdd("*(long *)0x6306,x","eCANB MDH0");
+
+    GEL_WatchAdd("*(long *)0x6242,x","eCANB LAM1");
+    GEL_WatchAdd("*(long *)0x6282,x","eCANB MOTS1");
+    GEL_WatchAdd("*(long *)0x62C2,x","eCANB MOTO1");
+    GEL_WatchAdd("*(long *)0x6308,x","eCANB MID1");
+    GEL_WatchAdd("*(long *)0x630A,x","eCANB MCF1");
+    GEL_WatchAdd("*(long *)0x630C,x","eCANB MDL1");
+    GEL_WatchAdd("*(long *)0x630E,x","eCANB MDH1");
+}
+hotmenu eCAN_B_Mailbox_2_to_3_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6244,x","eCANB LAM2");
+    GEL_WatchAdd("*(long *)0x6284,x","eCANB MOTS2");
+    GEL_WatchAdd("*(long *)0x62C4,x","eCANB MOTO2");
+    GEL_WatchAdd("*(long *)0x6310,x","eCANB MID2");
+    GEL_WatchAdd("*(long *)0x6312,x","eCANB MCF2");
+    GEL_WatchAdd("*(long *)0x6314,x","eCANB MDL2");
+    GEL_WatchAdd("*(long *)0x6316,x","eCANB MDH2");
+
+    GEL_WatchAdd("*(long *)0x6246,x","eCANB LAM3");
+    GEL_WatchAdd("*(long *)0x6286,x","eCANB MOTS3");
+    GEL_WatchAdd("*(long *)0x62C6,x","eCANB MOTO3");
+    GEL_WatchAdd("*(long *)0x6318,x","eCANB MID3");
+    GEL_WatchAdd("*(long *)0x631A,x","eCANB MCF3");
+    GEL_WatchAdd("*(long *)0x631C,x","eCANB MDL3");
+    GEL_WatchAdd("*(long *)0x631E,x","eCANB MDH3");
+}
+hotmenu eCAN_B_Mailbox_4_to_5_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6248,x","eCANB LAM4");
+    GEL_WatchAdd("*(long *)0x6288,x","eCANB MOTS4");
+    GEL_WatchAdd("*(long *)0x62C8,x","eCANB MOTO4");
+    GEL_WatchAdd("*(long *)0x6320,x","eCANB MID4");
+    GEL_WatchAdd("*(long *)0x6322,x","eCANB MCF4");
+    GEL_WatchAdd("*(long *)0x6324,x","eCANB MDL4");
+    GEL_WatchAdd("*(long *)0x6326,x","eCANB MDH4");
+
+    GEL_WatchAdd("*(long *)0x624A,x","eCANB LAM5");
+    GEL_WatchAdd("*(long *)0x628A,x","eCANB MOTS5");
+    GEL_WatchAdd("*(long *)0x62CA,x","eCANB MOTO5");
+    GEL_WatchAdd("*(long *)0x6328,x","eCANB MID5");
+    GEL_WatchAdd("*(long *)0x632A,x","eCANB MCF5");
+    GEL_WatchAdd("*(long *)0x632C,x","eCANB MDL5");
+    GEL_WatchAdd("*(long *)0x632E,x","eCANB MDH5");
+}
+hotmenu eCAN_B_Mailbox_6_to_7_Regs()
+{
+    GEL_WatchAdd("*(long *)0x624C,x","eCANB LAM6");
+    GEL_WatchAdd("*(long *)0x628C,x","eCANB MOTS6");
+    GEL_WatchAdd("*(long *)0x62CC,x","eCANB MOTO6");
+    GEL_WatchAdd("*(long *)0x6330,x","eCANB MID6");
+    GEL_WatchAdd("*(long *)0x6332,x","eCANB MCF6");
+    GEL_WatchAdd("*(long *)0x6334,x","eCANB MDL6");
+    GEL_WatchAdd("*(long *)0x6336,x","eCANB MDH6");
+
+    GEL_WatchAdd("*(long *)0x624E,x","eCANB LAM7");
+    GEL_WatchAdd("*(long *)0x628E,x","eCANB MOTS7");
+    GEL_WatchAdd("*(long *)0x62CE,x","eCANB MOTO7");
+    GEL_WatchAdd("*(long *)0x6338,x","eCANB MID7");
+    GEL_WatchAdd("*(long *)0x633A,x","eCANB MCF7");
+    GEL_WatchAdd("*(long *)0x633C,x","eCANB MDL7");
+    GEL_WatchAdd("*(long *)0x633E,x","eCANB MDH7");
+}
+hotmenu eCAN_B_Mailbox_8_to_9_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6250,x","eCANB LAM8");
+    GEL_WatchAdd("*(long *)0x6290,x","eCANB MOTS8");
+    GEL_WatchAdd("*(long *)0x62D0,x","eCANB MOTO8");
+    GEL_WatchAdd("*(long *)0x6340,x","eCANB MID8");
+    GEL_WatchAdd("*(long *)0x6342,x","eCANB MCF8");
+    GEL_WatchAdd("*(long *)0x6344,x","eCANB MDL8");
+    GEL_WatchAdd("*(long *)0x6346,x","eCANB MDH8");
+
+    GEL_WatchAdd("*(long *)0x6252,x","eCANB LAM9");
+    GEL_WatchAdd("*(long *)0x6292,x","eCANB MOTS9");
+    GEL_WatchAdd("*(long *)0x62D2,x","eCANB MOTO9");
+    GEL_WatchAdd("*(long *)0x6348,x","eCANB MID9");
+    GEL_WatchAdd("*(long *)0x634A,x","eCANB MCF9");
+    GEL_WatchAdd("*(long *)0x634C,x","eCANB MDL9");
+    GEL_WatchAdd("*(long *)0x634E,x","eCANB MDH9");
+}
+hotmenu eCAN_B_Mailbox_10_to_11_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6254,x","eCANB LAM10");
+    GEL_WatchAdd("*(long *)0x6294,x","eCANB MOTS10");
+    GEL_WatchAdd("*(long *)0x62D4,x","eCANB MOTO10");
+    GEL_WatchAdd("*(long *)0x6350,x","eCANB MID10");
+    GEL_WatchAdd("*(long *)0x6352,x","eCANB MCF10");
+    GEL_WatchAdd("*(long *)0x6354,x","eCANB MDL10");
+    GEL_WatchAdd("*(long *)0x6356,x","eCANB MDH10");
+
+    GEL_WatchAdd("*(long *)0x6256,x","eCANB LAM11");
+    GEL_WatchAdd("*(long *)0x6296,x","eCANB MOTS11");
+    GEL_WatchAdd("*(long *)0x62D6,x","eCANB MOTO11");
+    GEL_WatchAdd("*(long *)0x6358,x","eCANB MID11");
+    GEL_WatchAdd("*(long *)0x635A,x","eCANB MCF11");
+    GEL_WatchAdd("*(long *)0x635C,x","eCANB MDL11");
+    GEL_WatchAdd("*(long *)0x635E,x","eCANB MDH11");
+}
+hotmenu eCAN_B_Mailbox_12_to_13_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6258,x","eCANB LAM12");
+    GEL_WatchAdd("*(long *)0x6298,x","eCANB MOTS12");
+    GEL_WatchAdd("*(long *)0x62D8,x","eCANB MOTO12");
+    GEL_WatchAdd("*(long *)0x6360,x","eCANB MID12");
+    GEL_WatchAdd("*(long *)0x6362,x","eCANB MCF12");
+    GEL_WatchAdd("*(long *)0x6364,x","eCANB MDL12");
+    GEL_WatchAdd("*(long *)0x6366,x","eCANB MDH12");
+
+    GEL_WatchAdd("*(long *)0x625A,x","eCANB LAM13");
+    GEL_WatchAdd("*(long *)0x629A,x","eCANB MOTS13");
+    GEL_WatchAdd("*(long *)0x62DA,x","eCANB MOTO13");
+    GEL_WatchAdd("*(long *)0x6368,x","eCANB MID13");
+    GEL_WatchAdd("*(long *)0x636A,x","eCANB MCF13");
+    GEL_WatchAdd("*(long *)0x636C,x","eCANB MDL13");
+    GEL_WatchAdd("*(long *)0x636E,x","eCANB MDH13");
+}
+hotmenu eCAN_B_Mailbox_14_to_15_Regs()
+{
+    GEL_WatchAdd("*(long *)0x625C,x","eCANB LAM14");
+    GEL_WatchAdd("*(long *)0x629C,x","eCANB MOTS14");
+    GEL_WatchAdd("*(long *)0x62DC,x","eCANB MOTO14");
+    GEL_WatchAdd("*(long *)0x6370,x","eCANB MID14");
+    GEL_WatchAdd("*(long *)0x6372,x","eCANB MCF14");
+    GEL_WatchAdd("*(long *)0x6374,x","eCANB MDL14");
+    GEL_WatchAdd("*(long *)0x6376,x","eCANB MDH14");
+
+    GEL_WatchAdd("*(long *)0x625E,x","eCANB LAM15");
+    GEL_WatchAdd("*(long *)0x629E,x","eCANB MOTS15");
+    GEL_WatchAdd("*(long *)0x62DE,x","eCANB MOTO15");
+    GEL_WatchAdd("*(long *)0x6378,x","eCANB MID15");
+    GEL_WatchAdd("*(long *)0x637A,x","eCANB MCF15");
+    GEL_WatchAdd("*(long *)0x637C,x","eCANB MDL15");
+    GEL_WatchAdd("*(long *)0x637E,x","eCANB MDH15");
+}
+hotmenu eCAN_B_Mailbox_16_to_17_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6260,x","eCANB LAM16");
+    GEL_WatchAdd("*(long *)0x62A0,x","eCANB MOTS16");
+    GEL_WatchAdd("*(long *)0x62E0,x","eCANB MOTO16");
+    GEL_WatchAdd("*(long *)0x6380,x","eCANB MID16");
+    GEL_WatchAdd("*(long *)0x6382,x","eCANB MCF16");
+    GEL_WatchAdd("*(long *)0x6384,x","eCANB MDL16");
+    GEL_WatchAdd("*(long *)0x6386,x","eCANB MDH16");
+
+    GEL_WatchAdd("*(long *)0x6262,x","eCANB LAM17");
+    GEL_WatchAdd("*(long *)0x62A2,x","eCANB MOTS17");
+    GEL_WatchAdd("*(long *)0x62E2,x","eCANB MOTO17");
+    GEL_WatchAdd("*(long *)0x6388,x","eCANB MID17");
+    GEL_WatchAdd("*(long *)0x638A,x","eCANB MCF17");
+    GEL_WatchAdd("*(long *)0x638C,x","eCANB MDL17");
+    GEL_WatchAdd("*(long *)0x638E,x","eCANB MDH17");
+}
+hotmenu eCAN_B_Mailbox_18_to_19_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6264,x","eCANB LAM18");
+    GEL_WatchAdd("*(long *)0x62A4,x","eCANB MOTS18");
+    GEL_WatchAdd("*(long *)0x62E4,x","eCANB MOTO18");
+    GEL_WatchAdd("*(long *)0x6390,x","eCANB MID18");
+    GEL_WatchAdd("*(long *)0x6392,x","eCANB MCF18");
+    GEL_WatchAdd("*(long *)0x6394,x","eCANB MDL18");
+    GEL_WatchAdd("*(long *)0x6396,x","eCANB MDH18");
+
+    GEL_WatchAdd("*(long *)0x6266,x","eCANB LAM19");
+    GEL_WatchAdd("*(long *)0x62A6,x","eCANB MOTS19");
+    GEL_WatchAdd("*(long *)0x62E6,x","eCANB MOTO19");
+    GEL_WatchAdd("*(long *)0x6398,x","eCANB MID19");
+    GEL_WatchAdd("*(long *)0x639A,x","eCANB MCF19");
+    GEL_WatchAdd("*(long *)0x639C,x","eCANB MDL19");
+    GEL_WatchAdd("*(long *)0x639E,x","eCANB MDH19");
+}
+hotmenu eCAN_B_Mailbox_20_to_21_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6268,x","eCANB LAM20");
+    GEL_WatchAdd("*(long *)0x62A8,x","eCANB MOTS20");
+    GEL_WatchAdd("*(long *)0x62E8,x","eCANB MOTO20");
+    GEL_WatchAdd("*(long *)0x63A0,x","eCANB MID20");
+    GEL_WatchAdd("*(long *)0x63A2,x","eCANB MCF20");
+    GEL_WatchAdd("*(long *)0x63A4,x","eCANB MDL20");
+    GEL_WatchAdd("*(long *)0x63A6,x","eCANB MDH20");
+
+    GEL_WatchAdd("*(long *)0x626A,x","eCANB LAM21");
+    GEL_WatchAdd("*(long *)0x62AA,x","eCANB MOTS21");
+    GEL_WatchAdd("*(long *)0x62EA,x","eCANB MOTO21");
+    GEL_WatchAdd("*(long *)0x63A8,x","eCANB MID21");
+    GEL_WatchAdd("*(long *)0x63AA,x","eCANB MCF21");
+    GEL_WatchAdd("*(long *)0x63AC,x","eCANB MDL21");
+    GEL_WatchAdd("*(long *)0x63AE,x","eCANB MDH21");
+}
+hotmenu eCAN_B_Mailbox_22_to_23_Regs()
+{
+    GEL_WatchAdd("*(long *)0x626C,x","eCANB LAM22");
+    GEL_WatchAdd("*(long *)0x62AC,x","eCANB MOTS22");
+    GEL_WatchAdd("*(long *)0x62EC,x","eCANB MOTO22");
+    GEL_WatchAdd("*(long *)0x63B0,x","eCANB MID22");
+    GEL_WatchAdd("*(long *)0x63B2,x","eCANB MCF22");
+    GEL_WatchAdd("*(long *)0x63B4,x","eCANB MDL22");
+    GEL_WatchAdd("*(long *)0x63B6,x","eCANB MDH22");
+
+    GEL_WatchAdd("*(long *)0x626E,x","eCANB LAM23");
+    GEL_WatchAdd("*(long *)0x62AE,x","eCANB MOTS23");
+    GEL_WatchAdd("*(long *)0x62EE,x","eCANB MOTO23");
+    GEL_WatchAdd("*(long *)0x63B8,x","eCANB MID23");
+    GEL_WatchAdd("*(long *)0x63BA,x","eCANB MCF23");
+    GEL_WatchAdd("*(long *)0x63BC,x","eCANB MDL23");
+    GEL_WatchAdd("*(long *)0x63BE,x","eCANB MDH23");
+}
+hotmenu eCAN_B_Mailbox_24_to_25_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6270,x","eCANB LAM24");
+    GEL_WatchAdd("*(long *)0x62B0,x","eCANB MOTS24");
+    GEL_WatchAdd("*(long *)0x62F0,x","eCANB MOTO24");
+    GEL_WatchAdd("*(long *)0x63C0,x","eCANB MID24");
+    GEL_WatchAdd("*(long *)0x63C2,x","eCANB MCF24");
+    GEL_WatchAdd("*(long *)0x63C4,x","eCANB MDL24");
+    GEL_WatchAdd("*(long *)0x63C6,x","eCANB MDH24");
+
+    GEL_WatchAdd("*(long *)0x6272,x","eCANB LAM25");
+    GEL_WatchAdd("*(long *)0x62B2,x","eCANB MOTS25");
+    GEL_WatchAdd("*(long *)0x62F2,x","eCANB MOTO25");
+    GEL_WatchAdd("*(long *)0x63C8,x","eCANB MID25");
+    GEL_WatchAdd("*(long *)0x63CA,x","eCANB MCF25");
+    GEL_WatchAdd("*(long *)0x63CC,x","eCANB MDL25");
+    GEL_WatchAdd("*(long *)0x63CE,x","eCANB MDH25");
+}
+hotmenu eCAN_B_Mailbox_26_to_27_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6274,x","eCANB LAM26");
+    GEL_WatchAdd("*(long *)0x62B4,x","eCANB MOTS26");
+    GEL_WatchAdd("*(long *)0x62F4,x","eCANB MOTO26");
+    GEL_WatchAdd("*(long *)0x63D0,x","eCANB MID26");
+    GEL_WatchAdd("*(long *)0x63D2,x","eCANB MCF26");
+    GEL_WatchAdd("*(long *)0x63D4,x","eCANB MDL26");
+    GEL_WatchAdd("*(long *)0x63D6,x","eCANB MDH26");
+
+    GEL_WatchAdd("*(long *)0x6276,x","eCANB LAM27");
+    GEL_WatchAdd("*(long *)0x62B6,x","eCANB MOTS27");
+    GEL_WatchAdd("*(long *)0x62F6,x","eCANB MOTO27");
+    GEL_WatchAdd("*(long *)0x63D8,x","eCANB MID27");
+    GEL_WatchAdd("*(long *)0x63DA,x","eCANB MCF27");
+    GEL_WatchAdd("*(long *)0x63DC,x","eCANB MDL27");
+    GEL_WatchAdd("*(long *)0x63DE,x","eCANB MDH27");
+}
+hotmenu eCAN_B_Mailbox_28_to_29_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6278,x","eCANB LAM28");
+    GEL_WatchAdd("*(long *)0x62B8,x","eCANB MOTS28");
+    GEL_WatchAdd("*(long *)0x62F8,x","eCANB MOTO28");
+    GEL_WatchAdd("*(long *)0x63E0,x","eCANB MID28");
+    GEL_WatchAdd("*(long *)0x63E2,x","eCANB MCF28");
+    GEL_WatchAdd("*(long *)0x63E4,x","eCANB MDL28");
+    GEL_WatchAdd("*(long *)0x63E6,x","eCANB MDH28");
+
+    GEL_WatchAdd("*(long *)0x627A,x","eCANB LAM29");
+    GEL_WatchAdd("*(long *)0x62BA,x","eCANB MOTS29");
+    GEL_WatchAdd("*(long *)0x62FA,x","eCANB MOTO29");
+    GEL_WatchAdd("*(long *)0x63E8,x","eCANB MID29");
+    GEL_WatchAdd("*(long *)0x63EA,x","eCANB MCF29");
+    GEL_WatchAdd("*(long *)0x63EC,x","eCANB MDL29");
+    GEL_WatchAdd("*(long *)0x63EE,x","eCANB MDH29");
+}
+hotmenu eCAN_B_Mailbox_30_to_31_Regs()
+{
+    GEL_WatchAdd("*(long *)0x627C,x","eCANB LAM30");
+    GEL_WatchAdd("*(long *)0x62BC,x","eCANB MOTS30");
+    GEL_WatchAdd("*(long *)0x62FC,x","eCANB MOTO30");
+    GEL_WatchAdd("*(long *)0x63F0,x","eCANB MID30");
+    GEL_WatchAdd("*(long *)0x63F2,x","eCANB MCF30");
+    GEL_WatchAdd("*(long *)0x63F4,x","eCANB MDL30");
+    GEL_WatchAdd("*(long *)0x63F6,x","eCANB MDH30");
+
+    GEL_WatchAdd("*(long *)0x627E,x","eCANB LAM31");
+    GEL_WatchAdd("*(long *)0x62BE,x","eCANB MOTS31");
+    GEL_WatchAdd("*(long *)0x62FE,x","eCANB MOTO31");
+    GEL_WatchAdd("*(long *)0x63F8,x","eCANB MID31");
+    GEL_WatchAdd("*(long *)0x63FA,x","eCANB MCF31");
+    GEL_WatchAdd("*(long *)0x63FC,x","eCANB MDL31");
+    GEL_WatchAdd("*(long *)0x63FE,x","eCANB MDH31");
+}
+
+
+/********************************************************************/
+/* Enhanced Capture Registers                                       */
+/********************************************************************/
+menuitem "Watch eCAP Registers";
+
+hotmenu eCAP1_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6A00,x","eCAP1 TSCNT");
+    GEL_WatchAdd("*(long *)0x6A02,x","eCAP1 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6A04,x","eCAP1 CAP1");
+    GEL_WatchAdd("*(long *)0x6A06,x","eCAP1 CAP2");
+    GEL_WatchAdd("*(long *)0x6A08,x","eCAP1 CAP3");
+    GEL_WatchAdd("*(long *)0x6A0A,x","eCAP1 CAP4");
+    GEL_WatchAdd("*0x6A14,x","eCAP1 ECCTL1");
+    GEL_WatchAdd("*0x6A15,x","eCAP1 ECCTL2");
+    GEL_WatchAdd("*0x6A16,x","eCAP1 ECEINT");
+    GEL_WatchAdd("*0x6A17,x","eCAP1 ECFLG");
+    GEL_WatchAdd("*0x6A18,x","eCAP1 ECCLR");
+    GEL_WatchAdd("*0x6A19,x","eCAP1 ECFRC");
+}
+hotmenu eCAP2_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6A20,x","eCAP2 TSCNT");
+    GEL_WatchAdd("*(long *)0x6A22,x","eCAP2 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6A24,x","eCAP2 CAP1");
+    GEL_WatchAdd("*(long *)0x6A26,x","eCAP2 CAP2");
+    GEL_WatchAdd("*(long *)0x6A28,x","eCAP2 CAP3");
+    GEL_WatchAdd("*(long *)0x6A2A,x","eCAP2 CAP4");
+    GEL_WatchAdd("*0x6A34,x","eCAP2 ECCTL1");
+    GEL_WatchAdd("*0x6A35,x","eCAP2 ECCTL2");
+    GEL_WatchAdd("*0x6A36,x","eCAP2 ECEINT");
+    GEL_WatchAdd("*0x6A37,x","eCAP2 ECFLG");
+    GEL_WatchAdd("*0x6A38,x","eCAP2 ECCLR");
+    GEL_WatchAdd("*0x6A39,x","eCAP2 ECFRC");
+}
+hotmenu eCAP3_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6A40,x","eCAP3 TSCNT");
+    GEL_WatchAdd("*(long *)0x6A42,x","eCAP3 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6A44,x","eCAP3 CAP1");
+    GEL_WatchAdd("*(long *)0x6A46,x","eCAP3 CAP2");
+    GEL_WatchAdd("*(long *)0x6A48,x","eCAP3 CAP3");
+    GEL_WatchAdd("*(long *)0x6A4A,x","eCAP3 CAP4");
+    GEL_WatchAdd("*0x6A54,x","eCAP3 ECCTL1");
+    GEL_WatchAdd("*0x6A55,x","eCAP3 ECCTL2");
+    GEL_WatchAdd("*0x6A56,x","eCAP3 ECEINT");
+    GEL_WatchAdd("*0x6A57,x","eCAP3 ECFLG");
+    GEL_WatchAdd("*0x6A58,x","eCAP3 ECCLR");
+    GEL_WatchAdd("*0x6A59,x","eCAP3 ECFRC");
+}
+hotmenu eCAP4_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6A60,x","eCAP4 TSCNT");
+    GEL_WatchAdd("*(long *)0x6A62,x","eCAP4 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6A64,x","eCAP4 CAP1");
+    GEL_WatchAdd("*(long *)0x6A66,x","eCAP4 CAP2");
+    GEL_WatchAdd("*(long *)0x6A68,x","eCAP4 CAP3");
+    GEL_WatchAdd("*(long *)0x6A6A,x","eCAP4 CAP4");
+    GEL_WatchAdd("*0x6A74,x","eCAP4 ECCTL1");
+    GEL_WatchAdd("*0x6A75,x","eCAP4 ECCTL2");
+    GEL_WatchAdd("*0x6A76,x","eCAP4 ECEINT");
+    GEL_WatchAdd("*0x6A77,x","eCAP4 ECFLG");
+    GEL_WatchAdd("*0x6A78,x","eCAP4 ECCLR");
+    GEL_WatchAdd("*0x6A79,x","eCAP4 ECFRC");
+}
+hotmenu eCAP5_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6A80,x","eCAP5 TSCNT");
+    GEL_WatchAdd("*(long *)0x6A82,x","eCAP5 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6A84,x","eCAP5 CAP1");
+    GEL_WatchAdd("*(long *)0x6A86,x","eCAP5 CAP2");
+    GEL_WatchAdd("*(long *)0x6A88,x","eCAP5 CAP3");
+    GEL_WatchAdd("*(long *)0x6A8A,x","eCAP5 CAP4");
+    GEL_WatchAdd("*0x6A94,x","eCAP5 ECCTL1");
+    GEL_WatchAdd("*0x6A95,x","eCAP5 ECCTL2");
+    GEL_WatchAdd("*0x6A96,x","eCAP5 ECEINT");
+    GEL_WatchAdd("*0x6A97,x","eCAP5 ECFLG");
+    GEL_WatchAdd("*0x6A98,x","eCAP5 ECCLR");
+    GEL_WatchAdd("*0x6A99,x","eCAP5 ECFRC");
+}
+hotmenu eCAP6_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6AA0,x","eCAP6 TSCNT");
+    GEL_WatchAdd("*(long *)0x6AA2,x","eCAP6 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6AA4,x","eCAP6 CAP1");
+    GEL_WatchAdd("*(long *)0x6AA6,x","eCAP6 CAP2");
+    GEL_WatchAdd("*(long *)0x6AA8,x","eCAP6 CAP3");
+    GEL_WatchAdd("*(long *)0x6AAA,x","eCAP6 CAP4");
+    GEL_WatchAdd("*0x6AB4,x","eCAP6 ECCTL1");
+    GEL_WatchAdd("*0x6AB5,x","eCAP6 ECCTL2");
+    GEL_WatchAdd("*0x6AB6,x","eCAP6 ECEINT");
+    GEL_WatchAdd("*0x6AB7,x","eCAP6 ECFLG");
+    GEL_WatchAdd("*0x6AB8,x","eCAP6 ECCLR");
+    GEL_WatchAdd("*0x6AB9,x","eCAP6 ECFRC");
+}
+
+/********************************************************************/
+/* Enhanced PWM Registers                                           */
+/********************************************************************/
+menuitem "Watch ePWM Registers";
+
+hotmenu ePWM1_All_Regs()
+{
+    GEL_WatchAdd("*0x6800,x","ePWM1 TBCTL");
+    GEL_WatchAdd("*0x6801,x","ePWM1 TBSTS");
+    GEL_WatchAdd("*0x6802,x","ePWM1 TBPHSHR");
+    GEL_WatchAdd("*0x6803,x","ePWM1 TBPHS");
+    GEL_WatchAdd("*0x6804,x","ePWM1 TBCTR");
+    GEL_WatchAdd("*0x6805,x","ePWM1 TBPRD");
+    GEL_WatchAdd("*0x6807,x","ePWM1 CMPCTL");
+    GEL_WatchAdd("*0x6808,x","ePWM1 CMPAHR");
+    GEL_WatchAdd("*0x6809,x","ePWM1 CMPA");
+    GEL_WatchAdd("*0x680A,x","ePWM1 CMPB");
+    GEL_WatchAdd("*0x680B,x","ePWM1 AQCTLA");
+    GEL_WatchAdd("*0x680C,x","ePWM1 AQCTLB");
+    GEL_WatchAdd("*0x680D,x","ePWM1 AQSFRC");
+    GEL_WatchAdd("*0x680E,x","ePWM1 AQCSFRC");
+    GEL_WatchAdd("*0x680F,x","ePWM1 DBCTL");
+    GEL_WatchAdd("*0x6810,x","ePWM1 DBRED");
+    GEL_WatchAdd("*0x6811,x","ePWM1 DBFED");
+    GEL_WatchAdd("*0x6812,x","ePWM1 TZSEL");
+    GEL_WatchAdd("*0x6813,x","ePWM1 TZDCSEL");
+    GEL_WatchAdd("*0x6814,x","ePWM1 TZCTL");
+    GEL_WatchAdd("*0x6815,x","ePWM1 TZEINT");
+    GEL_WatchAdd("*0x6816,x","ePWM1 TZFLG");
+    GEL_WatchAdd("*0x6817,x","ePWM1 TZCLR");
+    GEL_WatchAdd("*0x6818,x","ePWM1 TZFRC");
+    GEL_WatchAdd("*0x6819,x","ePWM1 ETSEL");
+    GEL_WatchAdd("*0x681A,x","ePWM1 ETPS");
+    GEL_WatchAdd("*0x681B,x","ePWM1 ETFLG");
+    GEL_WatchAdd("*0x681C,x","ePWM1 ETCLR");
+    GEL_WatchAdd("*0x681D,x","ePWM1 ETFRC");
+    GEL_WatchAdd("*0x681E,x","ePWM1 PCCTL");
+    GEL_WatchAdd("*0x6820,x","ePWM1 HRCNFG");
+}
+hotmenu ePWM1_TB_Regs()
+{
+    GEL_WatchAdd("*0x6800,x","ePWM1 TBCTL");
+    GEL_WatchAdd("*0x6801,x","ePWM1 TBSTS");
+    GEL_WatchAdd("*0x6802,x","ePWM1 TBPHSHR");
+    GEL_WatchAdd("*0x6803,x","ePWM1 TBPHS");
+    GEL_WatchAdd("*0x6804,x","ePWM1 TBCTR");
+    GEL_WatchAdd("*0x6805,x","ePWM1 TBPRD");
+}
+hotmenu ePWM1_CMP_Regs()
+{
+    GEL_WatchAdd("*0x6807,x","ePWM1 CMPCTL");
+    GEL_WatchAdd("*0x6808,x","ePWM1 CMPAHR");
+    GEL_WatchAdd("*0x6809,x","ePWM1 CMPA");
+    GEL_WatchAdd("*0x680A,x","ePWM1 CMPB");
+}
+hotmenu ePWM1_AQ_Regs()
+{
+    GEL_WatchAdd("*0x680B,x","ePWM1 AQCTLA");
+    GEL_WatchAdd("*0x680C,x","ePWM1 AQCTLB");
+    GEL_WatchAdd("*0x680D,x","ePWM1 AQSFRC");
+    GEL_WatchAdd("*0x680E,x","ePWM1 AQCSFRC");
+}
+hotmenu ePWM1_DB_Regs()
+{
+    GEL_WatchAdd("*0x680F,x","ePWM1 DBCTL");
+    GEL_WatchAdd("*0x6810,x","ePWM1 DBRED");
+    GEL_WatchAdd("*0x6811,x","ePWM1 DBFED");
+}
+hotmenu ePWM1_TZ_Regs()
+{
+    GEL_WatchAdd("*0x6812,x","ePWM1 TZSEL");
+    GEL_WatchAdd("*0x6814,x","ePWM1 TZCTL");
+    GEL_WatchAdd("*0x6815,x","ePWM1 TZEINT");
+    GEL_WatchAdd("*0x6816,x","ePWM1 TZFLG");
+    GEL_WatchAdd("*0x6817,x","ePWM1 TZCLR");
+    GEL_WatchAdd("*0x6818,x","ePWM1 TZFRC");
+}
+hotmenu ePWM1_ET_Regs()
+{
+    GEL_WatchAdd("*0x6819,x","ePWM1 ETSEL");
+    GEL_WatchAdd("*0x681A,x","ePWM1 ETPS");
+    GEL_WatchAdd("*0x681B,x","ePWM1 ETFLG");
+    GEL_WatchAdd("*0x681C,x","ePWM1 ETCLR");
+    GEL_WatchAdd("*0x681D,x","ePWM1 ETFRC");
+}
+hotmenu ePWM2_All_Regs()
+{
+    GEL_WatchAdd("*0x6840,x","ePWM2 TBCTL");
+    GEL_WatchAdd("*0x6841,x","ePWM2 TBSTS");
+    GEL_WatchAdd("*0x6842,x","ePWM2 TBPHSHR");
+    GEL_WatchAdd("*0x6843,x","ePWM2 TBPHS");
+    GEL_WatchAdd("*0x6844,x","ePWM2 TBCTR");
+    GEL_WatchAdd("*0x6845,x","ePWM2 TBPRD");
+    GEL_WatchAdd("*0x6847,x","ePWM2 CMPCTL");
+    GEL_WatchAdd("*0x6848,x","ePWM2 CMPAHR");
+    GEL_WatchAdd("*0x6849,x","ePWM2 CMPA");
+    GEL_WatchAdd("*0x684A,x","ePWM2 CMPB");
+    GEL_WatchAdd("*0x684B,x","ePWM2 AQCTLA");
+    GEL_WatchAdd("*0x684C,x","ePWM2 AQCTLB");
+    GEL_WatchAdd("*0x684D,x","ePWM2 AQSFRC");
+    GEL_WatchAdd("*0x684E,x","ePWM2 AQCSFRC");
+    GEL_WatchAdd("*0x684F,x","ePWM2 DBCTL");
+    GEL_WatchAdd("*0x6850,x","ePWM2 DBRED");
+    GEL_WatchAdd("*0x6851,x","ePWM2 DBFED");
+    GEL_WatchAdd("*0x6852,x","ePWM2 TZSEL");
+    GEL_WatchAdd("*0x6853,x","ePWM2 TZDCSEL");
+    GEL_WatchAdd("*0x6854,x","ePWM2 TZCTL");
+    GEL_WatchAdd("*0x6855,x","ePWM2 TZEINT");
+    GEL_WatchAdd("*0x6856,x","ePWM2 TZFLG");
+    GEL_WatchAdd("*0x6857,x","ePWM2 TZCLR");
+    GEL_WatchAdd("*0x6858,x","ePWM2 TZFRC");
+    GEL_WatchAdd("*0x6859,x","ePWM2 ETSEL");
+    GEL_WatchAdd("*0x685A,x","ePWM2 ETPS");
+    GEL_WatchAdd("*0x685B,x","ePWM2 ETFLG");
+    GEL_WatchAdd("*0x685C,x","ePWM2 ETCLR");
+    GEL_WatchAdd("*0x685D,x","ePWM2 ETFRC");
+    GEL_WatchAdd("*0x685E,x","ePWM2 PCCTL");
+    GEL_WatchAdd("*0x6860,x","ePWM2 HRCNFG");
+}
+hotmenu ePWM2_TB_Regs()
+{
+    GEL_WatchAdd("*0x6840,x","ePWM2 TBCTL");
+    GEL_WatchAdd("*0x6841,x","ePWM2 TBSTS");
+    GEL_WatchAdd("*0x6842,x","ePWM2 TBPHSHR");
+    GEL_WatchAdd("*0x6843,x","ePWM2 TBPHS");
+    GEL_WatchAdd("*0x6844,x","ePWM2 TBCTR");
+    GEL_WatchAdd("*0x6845,x","ePWM2 TBPRD");
+}
+hotmenu ePWM2_CMP_Regs()
+{
+    GEL_WatchAdd("*0x6847,x","ePWM2 CMPCTL");
+    GEL_WatchAdd("*0x6848,x","ePWM2 CMPAHR");
+    GEL_WatchAdd("*0x6849,x","ePWM2 CMPA");
+    GEL_WatchAdd("*0x684A,x","ePWM2 CMPB");
+}
+hotmenu ePWM2_AQ_Regs()
+{
+    GEL_WatchAdd("*0x684B,x","ePWM2 AQCTLA");
+    GEL_WatchAdd("*0x684C,x","ePWM2 AQCTLB");
+    GEL_WatchAdd("*0x684D,x","ePWM2 AQSFRC");
+    GEL_WatchAdd("*0x684E,x","ePWM2 AQCSFRC");
+}
+hotmenu ePWM2_DB_Regs()
+{
+    GEL_WatchAdd("*0x684F,x","ePWM2 DBCTL");
+    GEL_WatchAdd("*0x6850,x","ePWM2 DBRED");
+    GEL_WatchAdd("*0x6851,x","ePWM2 DBFED");
+}
+hotmenu ePWM2_TZ_Regs()
+{
+    GEL_WatchAdd("*0x6852,x","ePWM2 TZSEL");
+    GEL_WatchAdd("*0x6854,x","ePWM2 TZCTL");
+    GEL_WatchAdd("*0x6855,x","ePWM2 TZEINT");
+    GEL_WatchAdd("*0x6856,x","ePWM2 TZFLG");
+    GEL_WatchAdd("*0x6857,x","ePWM2 TZCLR");
+    GEL_WatchAdd("*0x6858,x","ePWM2 TZFRC");
+}
+hotmenu ePWM2_ET_Regs()
+{
+    GEL_WatchAdd("*0x6859,x","ePWM2 ETSEL");
+    GEL_WatchAdd("*0x685A,x","ePWM2 ETPS");
+    GEL_WatchAdd("*0x685B,x","ePWM2 ETFLG");
+    GEL_WatchAdd("*0x685C,x","ePWM2 ETCLR");
+    GEL_WatchAdd("*0x685D,x","ePWM2 ETFRC");
+}
+hotmenu ePWM3_All_Regs()
+{
+    GEL_WatchAdd("*0x6880,x","ePWM3 TBCTL");
+    GEL_WatchAdd("*0x6881,x","ePWM3 TBSTS");
+    GEL_WatchAdd("*0x6882,x","ePWM3 TBPHSHR");
+    GEL_WatchAdd("*0x6883,x","ePWM3 TBPHS");
+    GEL_WatchAdd("*0x6884,x","ePWM3 TBCTR");
+    GEL_WatchAdd("*0x6885,x","ePWM3 TBPRD");
+    GEL_WatchAdd("*0x6887,x","ePWM3 CMPCTL");
+    GEL_WatchAdd("*0x6888,x","ePWM3 CMPAHR");
+    GEL_WatchAdd("*0x6889,x","ePWM3 CMPA");
+    GEL_WatchAdd("*0x688A,x","ePWM3 CMPB");
+    GEL_WatchAdd("*0x688B,x","ePWM3 AQCTLA");
+    GEL_WatchAdd("*0x688C,x","ePWM3 AQCTLB");
+    GEL_WatchAdd("*0x688D,x","ePWM3 AQSFRC");
+    GEL_WatchAdd("*0x688E,x","ePWM3 AQCSFRC");
+    GEL_WatchAdd("*0x688F,x","ePWM3 DBCTL");
+    GEL_WatchAdd("*0x6890,x","ePWM3 DBRED");
+    GEL_WatchAdd("*0x6891,x","ePWM3 DBFED");
+    GEL_WatchAdd("*0x6892,x","ePWM3 TZSEL");
+    GEL_WatchAdd("*0x6893,x","ePWM3 TZDCSEL");
+    GEL_WatchAdd("*0x6894,x","ePWM3 TZCTL");
+    GEL_WatchAdd("*0x6895,x","ePWM3 TZEINT");
+    GEL_WatchAdd("*0x6896,x","ePWM3 TZFLG");
+    GEL_WatchAdd("*0x6897,x","ePWM3 TZCLR");
+    GEL_WatchAdd("*0x6898,x","ePWM3 TZFRC");
+    GEL_WatchAdd("*0x6899,x","ePWM3 ETSEL");
+    GEL_WatchAdd("*0x689A,x","ePWM3 ETPS");
+    GEL_WatchAdd("*0x689B,x","ePWM3 ETFLG");
+    GEL_WatchAdd("*0x689C,x","ePWM3 ETCLR");
+    GEL_WatchAdd("*0x689D,x","ePWM3 ETFRC");
+    GEL_WatchAdd("*0x689E,x","ePWM3 PCCTL");
+    GEL_WatchAdd("*0x68A0,x","ePWM3 HRCNFG");
+}
+hotmenu ePWM3_TB_Regs()
+{
+    GEL_WatchAdd("*0x6880,x","ePWM3 TBCTL");
+    GEL_WatchAdd("*0x6881,x","ePWM3 TBSTS");
+    GEL_WatchAdd("*0x6882,x","ePWM3 TBPHSHR");
+    GEL_WatchAdd("*0x6883,x","ePWM3 TBPHS");
+    GEL_WatchAdd("*0x6884,x","ePWM3 TBCTR");
+    GEL_WatchAdd("*0x6885,x","ePWM3 TBPRD");
+}
+hotmenu ePWM3_CMP_Regs()
+{
+    GEL_WatchAdd("*0x6887,x","ePWM3 CMPCTL");
+    GEL_WatchAdd("*0x6888,x","ePWM3 CMPAHR");
+    GEL_WatchAdd("*0x6889,x","ePWM3 CMPA");
+    GEL_WatchAdd("*0x688A,x","ePWM3 CMPB");
+}
+hotmenu ePWM3_AQ_Regs()
+{
+    GEL_WatchAdd("*0x688B,x","ePWM3 AQCTLA");
+    GEL_WatchAdd("*0x688C,x","ePWM3 AQCTLB");
+    GEL_WatchAdd("*0x688D,x","ePWM3 AQSFRC");
+    GEL_WatchAdd("*0x688E,x","ePWM3 AQCSFRC");
+}
+hotmenu ePWM3_DB_Regs()
+{
+    GEL_WatchAdd("*0x688F,x","ePWM3 DBCTL");
+    GEL_WatchAdd("*0x6890,x","ePWM3 DBRED");
+    GEL_WatchAdd("*0x6891,x","ePWM3 DBFED");
+}
+hotmenu ePWM3_TZ_Regs()
+{
+    GEL_WatchAdd("*0x6892,x","ePWM3 TZSEL");
+    GEL_WatchAdd("*0x6894,x","ePWM3 TZCTL");
+    GEL_WatchAdd("*0x6895,x","ePWM3 TZEINT");
+    GEL_WatchAdd("*0x6896,x","ePWM3 TZFLG");
+    GEL_WatchAdd("*0x6897,x","ePWM3 TZCLR");
+    GEL_WatchAdd("*0x6898,x","ePWM3 TZFRC");
+}
+hotmenu ePWM3_ET_Regs()
+{
+    GEL_WatchAdd("*0x6899,x","ePWM3 ETSEL");
+    GEL_WatchAdd("*0x689A,x","ePWM3 ETPS");
+    GEL_WatchAdd("*0x689B,x","ePWM3 ETFLG");
+    GEL_WatchAdd("*0x689C,x","ePWM3 ETCLR");
+    GEL_WatchAdd("*0x689D,x","ePWM3 ETFRC");
+}
+hotmenu ePWM4_All_Regs()
+{
+    GEL_WatchAdd("*0x68C0,x","ePWM4 TBCTL");
+    GEL_WatchAdd("*0x68C1,x","ePWM4 TBSTS");
+    GEL_WatchAdd("*0x68C2,x","ePWM4 TBPHSHR");
+    GEL_WatchAdd("*0x68C3,x","ePWM4 TBPHS");
+    GEL_WatchAdd("*0x68C4,x","ePWM4 TBCTR");
+    GEL_WatchAdd("*0x68C5,x","ePWM4 TBPRD");
+    GEL_WatchAdd("*0x68C7,x","ePWM4 CMPCTL");
+    GEL_WatchAdd("*0x68C8,x","ePWM4 CMPAHR");
+    GEL_WatchAdd("*0x68C9,x","ePWM4 CMPA");
+    GEL_WatchAdd("*0x68CA,x","ePWM4 CMPB");
+    GEL_WatchAdd("*0x68CB,x","ePWM4 AQCTLA");
+    GEL_WatchAdd("*0x68CC,x","ePWM4 AQCTLB");
+    GEL_WatchAdd("*0x68CD,x","ePWM4 AQSFRC");
+    GEL_WatchAdd("*0x68CE,x","ePWM4 AQCSFRC");
+    GEL_WatchAdd("*0x68CF,x","ePWM4 DBCTL");
+    GEL_WatchAdd("*0x68D0,x","ePWM4 DBRED");
+    GEL_WatchAdd("*0x68D1,x","ePWM4 DBFED");
+    GEL_WatchAdd("*0x68D2,x","ePWM4 TZSEL");
+    GEL_WatchAdd("*0x68D3,x","ePWM4 TZDCSEL");
+    GEL_WatchAdd("*0x68D4,x","ePWM4 TZCTL");
+    GEL_WatchAdd("*0x68D5,x","ePWM4 TZEINT");
+    GEL_WatchAdd("*0x68D6,x","ePWM4 TZFLG");
+    GEL_WatchAdd("*0x68D7,x","ePWM4 TZCLR");
+    GEL_WatchAdd("*0x68D8,x","ePWM4 TZFRC");
+    GEL_WatchAdd("*0x68D9,x","ePWM4 ETSEL");
+    GEL_WatchAdd("*0x68DA,x","ePWM4 ETPS");
+    GEL_WatchAdd("*0x68DB,x","ePWM4 ETFLG");
+    GEL_WatchAdd("*0x68DC,x","ePWM4 ETCLR");
+    GEL_WatchAdd("*0x68DD,x","ePWM4 ETFRC");
+    GEL_WatchAdd("*0x68DE,x","ePWM4 PCCTL");
+    GEL_WatchAdd("*0x68E0,x","ePWM4 HRCNFG");
+}
+hotmenu ePWM4_TB_Regs()
+{
+    GEL_WatchAdd("*0x68C0,x","ePWM4 TBCTL");
+    GEL_WatchAdd("*0x68C1,x","ePWM4 TBSTS");
+    GEL_WatchAdd("*0x68C2,x","ePWM4 TBPHSHR");
+    GEL_WatchAdd("*0x68C3,x","ePWM4 TBPHS");
+    GEL_WatchAdd("*0x68C4,x","ePWM4 TBCTR");
+    GEL_WatchAdd("*0x68C5,x","ePWM4 TBPRD");
+}
+hotmenu ePWM4_CMP_Regs()
+{
+    GEL_WatchAdd("*0x68C7,x","ePWM4 CMPCTL");
+    GEL_WatchAdd("*0x68C8,x","ePWM4 CMPAHR");
+    GEL_WatchAdd("*0x68C9,x","ePWM4 CMPA");
+    GEL_WatchAdd("*0x68CA,x","ePWM4 CMPB");
+}
+hotmenu ePWM4_AQ_Regs()
+{
+    GEL_WatchAdd("*0x68CB,x","ePWM4 AQCTLA");
+    GEL_WatchAdd("*0x68CC,x","ePWM4 AQCTLB");
+    GEL_WatchAdd("*0x68CD,x","ePWM4 AQSFRC");
+    GEL_WatchAdd("*0x68CE,x","ePWM4 AQCSFRC");
+}
+hotmenu ePWM4_DB_Regs()
+{
+    GEL_WatchAdd("*0x68CF,x","ePWM4 DBCTL");
+    GEL_WatchAdd("*0x68D0,x","ePWM4 DBRED");
+    GEL_WatchAdd("*0x68D1,x","ePWM4 DBFED"); 
+}
+hotmenu ePWM4_TZ_Regs()
+{
+    GEL_WatchAdd("*0x68D2,x","ePWM4 TZSEL");
+    GEL_WatchAdd("*0x68D4,x","ePWM4 TZCTL");
+    GEL_WatchAdd("*0x68D5,x","ePWM4 TZEINT");
+    GEL_WatchAdd("*0x68D6,x","ePWM4 TZFLG");
+    GEL_WatchAdd("*0x68D7,x","ePWM4 TZCLR");
+    GEL_WatchAdd("*0x68D8,x","ePWM4 TZFRC");
+}
+hotmenu ePWM4_ET_Regs()
+{
+    GEL_WatchAdd("*0x68D9,x","ePWM4 ETSEL");
+    GEL_WatchAdd("*0x68DA,x","ePWM4 ETPS");
+    GEL_WatchAdd("*0x68DB,x","ePWM4 ETFLG");
+    GEL_WatchAdd("*0x68DC,x","ePWM4 ETCLR");
+    GEL_WatchAdd("*0x68DD,x","ePWM4 ETFRC");
+}
+hotmenu ePWM5_All_Regs()
+{
+    GEL_WatchAdd("*0x6900,x","ePWM5 TBCTL");
+    GEL_WatchAdd("*0x6901,x","ePWM5 TBSTS");
+    GEL_WatchAdd("*0x6902,x","ePWM5 TBPHSHR");
+    GEL_WatchAdd("*0x6903,x","ePWM5 TBPHS");
+    GEL_WatchAdd("*0x6904,x","ePWM5 TBCTR");
+    GEL_WatchAdd("*0x6905,x","ePWM5 TBPRD");
+    GEL_WatchAdd("*0x6907,x","ePWM5 CMPCTL");
+    GEL_WatchAdd("*0x6908,x","ePWM5 CMPAHR");
+    GEL_WatchAdd("*0x6909,x","ePWM5 CMPA");
+    GEL_WatchAdd("*0x690A,x","ePWM5 CMPB");
+    GEL_WatchAdd("*0x690B,x","ePWM5 AQCTLA");
+    GEL_WatchAdd("*0x690C,x","ePWM5 AQCTLB");
+    GEL_WatchAdd("*0x690D,x","ePWM5 AQSFRC");
+    GEL_WatchAdd("*0x690E,x","ePWM5 AQCSFRC");
+    GEL_WatchAdd("*0x690F,x","ePWM5 DBCTL");
+    GEL_WatchAdd("*0x6910,x","ePWM5 DBRED");
+    GEL_WatchAdd("*0x6911,x","ePWM5 DBFED");
+    GEL_WatchAdd("*0x6912,x","ePWM5 TZSEL");
+    GEL_WatchAdd("*0x6913,x","ePWM5 TZDCSEL");
+    GEL_WatchAdd("*0x6914,x","ePWM5 TZCTL");
+    GEL_WatchAdd("*0x6915,x","ePWM5 TZEINT");
+    GEL_WatchAdd("*0x6916,x","ePWM5 TZFLG");
+    GEL_WatchAdd("*0x6917,x","ePWM5 TZCLR");
+    GEL_WatchAdd("*0x6918,x","ePWM5 TZFRC");
+    GEL_WatchAdd("*0x6919,x","ePWM5 ETSEL");
+    GEL_WatchAdd("*0x691A,x","ePWM5 ETPS");
+    GEL_WatchAdd("*0x691B,x","ePWM5 ETFLG");
+    GEL_WatchAdd("*0x691C,x","ePWM5 ETCLR");
+    GEL_WatchAdd("*0x691D,x","ePWM5 ETFRC");
+    GEL_WatchAdd("*0x691E,x","ePWM5 PCCTL");
+    GEL_WatchAdd("*0x6920,x","ePWM5 HRCNFG");
+}
+hotmenu ePWM5_TB_Regs()
+{
+    GEL_WatchAdd("*0x6900,x","ePWM5 TBCTL");
+    GEL_WatchAdd("*0x6901,x","ePWM5 TBSTS");
+    GEL_WatchAdd("*0x6902,x","ePWM5 TBPHSHR");
+    GEL_WatchAdd("*0x6903,x","ePWM5 TBPHS");
+    GEL_WatchAdd("*0x6904,x","ePWM5 TBCTR");
+    GEL_WatchAdd("*0x6905,x","ePWM5 TBPRD");
+}
+hotmenu ePWM5_CMP_Regs()
+{
+    GEL_WatchAdd("*0x6907,x","ePWM5 CMPCTL");
+    GEL_WatchAdd("*0x6908,x","ePWM5 CMPAHR");
+    GEL_WatchAdd("*0x6909,x","ePWM5 CMPA");
+    GEL_WatchAdd("*0x690A,x","ePWM5 CMPB");
+}
+hotmenu ePWM5_AQ_Regs()
+{
+    GEL_WatchAdd("*0x690B,x","ePWM5 AQCTLA");
+    GEL_WatchAdd("*0x690C,x","ePWM5 AQCTLB");
+    GEL_WatchAdd("*0x690D,x","ePWM5 AQSFRC");
+    GEL_WatchAdd("*0x690E,x","ePWM5 AQCSFRC");
+}
+hotmenu ePWM5_DB_Regs()
+{
+    GEL_WatchAdd("*0x690F,x","ePWM5 DBCTL");
+    GEL_WatchAdd("*0x6910,x","ePWM5 DBRED");
+    GEL_WatchAdd("*0x6911,x","ePWM5 DBFED"); 
+}
+hotmenu ePWM5_TZ_Regs()
+{
+    GEL_WatchAdd("*0x6912,x","ePWM5 TZSEL");
+    GEL_WatchAdd("*0x6914,x","ePWM5 TZCTL");
+    GEL_WatchAdd("*0x6915,x","ePWM5 TZEINT");
+    GEL_WatchAdd("*0x6916,x","ePWM5 TZFLG");
+    GEL_WatchAdd("*0x6917,x","ePWM5 TZCLR");
+    GEL_WatchAdd("*0x6918,x","ePWM5 TZFRC");
+}
+hotmenu ePWM5_ET_Regs()
+{
+    GEL_WatchAdd("*0x6919,x","ePWM5 ETSEL");
+    GEL_WatchAdd("*0x691A,x","ePWM5 ETPS");
+    GEL_WatchAdd("*0x691B,x","ePWM5 ETFLG");
+    GEL_WatchAdd("*0x691C,x","ePWM5 ETCLR");
+    GEL_WatchAdd("*0x691D,x","ePWM5 ETFRC");
+}
+hotmenu ePWM6_All_Regs()
+{
+    GEL_WatchAdd("*0x6940,x","ePWM6 TBCTL");
+    GEL_WatchAdd("*0x6941,x","ePWM6 TBSTS");
+    GEL_WatchAdd("*0x6942,x","ePWM6 TBPHSHR");
+    GEL_WatchAdd("*0x6943,x","ePWM6 TBPHS");
+    GEL_WatchAdd("*0x6944,x","ePWM6 TBCTR");
+    GEL_WatchAdd("*0x6945,x","ePWM6 TBPRD");
+    GEL_WatchAdd("*0x6947,x","ePWM6 CMPCTL");
+    GEL_WatchAdd("*0x6948,x","ePWM6 CMPAHR");
+    GEL_WatchAdd("*0x6949,x","ePWM6 CMPA");
+    GEL_WatchAdd("*0x694A,x","ePWM6 CMPB");
+    GEL_WatchAdd("*0x694B,x","ePWM6 AQCTLA");
+    GEL_WatchAdd("*0x694C,x","ePWM6 AQCTLB");
+    GEL_WatchAdd("*0x694D,x","ePWM6 AQSFRC");
+    GEL_WatchAdd("*0x694E,x","ePWM6 AQCSFRC");
+    GEL_WatchAdd("*0x694F,x","ePWM6 DBCTL");
+    GEL_WatchAdd("*0x6950,x","ePWM6 DBRED");
+    GEL_WatchAdd("*0x6951,x","ePWM6 DBFED");
+    GEL_WatchAdd("*0x6952,x","ePWM6 TZSEL");
+    GEL_WatchAdd("*0x6953,x","ePWM6 TZDCSEL");
+    GEL_WatchAdd("*0x6954,x","ePWM6 TZCTL");
+    GEL_WatchAdd("*0x6955,x","ePWM6 TZEINT");
+    GEL_WatchAdd("*0x6956,x","ePWM6 TZFLG");
+    GEL_WatchAdd("*0x6957,x","ePWM6 TZCLR");
+    GEL_WatchAdd("*0x6958,x","ePWM6 TZFRC");
+    GEL_WatchAdd("*0x6959,x","ePWM6 ETSEL");
+    GEL_WatchAdd("*0x695A,x","ePWM6 ETPS");
+    GEL_WatchAdd("*0x695B,x","ePWM6 ETFLG");
+    GEL_WatchAdd("*0x695C,x","ePWM6 ETCLR");
+    GEL_WatchAdd("*0x695D,x","ePWM6 ETFRC");
+    GEL_WatchAdd("*0x695E,x","ePWM6 PCCTL");
+    GEL_WatchAdd("*0x6960,x","ePWM6 HRCNFG");
+
+}
+hotmenu ePWM6_TB_Regs()
+{
+    GEL_WatchAdd("*0x6940,x","ePWM6 TBCTL");
+    GEL_WatchAdd("*0x6941,x","ePWM6 TBSTS");
+    GEL_WatchAdd("*0x6942,x","ePWM6 TBPHSHR");
+    GEL_WatchAdd("*0x6943,x","ePWM6 TBPHS");
+    GEL_WatchAdd("*0x6944,x","ePWM6 TBCTR");
+    GEL_WatchAdd("*0x6945,x","ePWM6 TBPRD");
+}
+hotmenu ePWM6_CMP_Regs()
+{
+    GEL_WatchAdd("*0x6947,x","ePWM6 CMPCTL");
+    GEL_WatchAdd("*0x6948,x","ePWM6 CMPAHR");
+    GEL_WatchAdd("*0x6949,x","ePWM6 CMPA");
+    GEL_WatchAdd("*0x694A,x","ePWM6 CMPB");
+}
+hotmenu ePWM6_AQ_Regs()
+{
+    GEL_WatchAdd("*0x694B,x","ePWM6 AQCTLA");
+    GEL_WatchAdd("*0x694C,x","ePWM6 AQCTLB");
+    GEL_WatchAdd("*0x694D,x","ePWM6 AQSFRC");
+    GEL_WatchAdd("*0x694E,x","ePWM6 AQCSFRC");
+}
+hotmenu ePWM6_DB_Regs()
+{
+    GEL_WatchAdd("*0x694F,x","ePWM6 DBCTL");
+    GEL_WatchAdd("*0x6950,x","ePWM6 DBRED");
+    GEL_WatchAdd("*0x6951,x","ePWM6 DBFED");
+}
+hotmenu ePWM6_TZ_Regs()
+{
+    GEL_WatchAdd("*0x6952,x","ePWM6 TZSEL");
+    GEL_WatchAdd("*0x6954,x","ePWM6 TZCTL");
+    GEL_WatchAdd("*0x6955,x","ePWM6 TZEINT");
+    GEL_WatchAdd("*0x6956,x","ePWM6 TZFLG");
+    GEL_WatchAdd("*0x6957,x","ePWM6 TZCLR");
+    GEL_WatchAdd("*0x6958,x","ePWM6 TZFRC");
+}
+hotmenu ePWM6_ET_Regs()
+{
+    GEL_WatchAdd("*0x6959,x","ePWM6 ETSEL");
+    GEL_WatchAdd("*0x695A,x","ePWM6 ETPS");
+    GEL_WatchAdd("*0x695B,x","ePWM6 ETFLG");
+    GEL_WatchAdd("*0x695C,x","ePWM6 ETCLR");
+    GEL_WatchAdd("*0x695D,x","ePWM6 ETFRC");
+}
+
+
+/********************************************************************/
+/* Enhanced EQEP Registers                                          */
+/********************************************************************/
+menuitem "Watch eQEP"
+
+hotmenu eQEP1_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6B00,x","eQEP1 QPOSCNT");
+    GEL_WatchAdd("*(long *)0x6B02,x","eQEP1 QPOSINIT");
+    GEL_WatchAdd("*(long *)0x6B04,x","eQEP1 QPOSMAX");
+    GEL_WatchAdd("*(long *)0x6B06,x","eQEP1 QPOSCMP");
+    GEL_WatchAdd("*(long *)0x6B08,x","eQEP1 QPOSILAT");
+    GEL_WatchAdd("*(long *)0x6B0A,x","eQEP1 QPOSSLAT");
+    GEL_WatchAdd("*(long *)0x6B0C,x","eQEP1 QPOSLAT");
+    GEL_WatchAdd("*(long *)0x6B0E,x","eQEP1 QUTMR");
+    GEL_WatchAdd("*(long *)0x6B10,x","eQEP1 QUPRD");
+    GEL_WatchAdd("*0x6B12,x","eQEP1 QWDTMR");
+    GEL_WatchAdd("*0x6B13,x","eQEP1 QWDPRD");
+    GEL_WatchAdd("*0x6B14,x","eQEP1 QDECCTL");
+    GEL_WatchAdd("*0x6B15,x","eQEP1 QEPCTL");
+    GEL_WatchAdd("*0x6B16,x","eQEP1 QCAPCTL");
+    GEL_WatchAdd("*0x6B17,x","eQEP1 QPOSCTL");
+    GEL_WatchAdd("*0x6B18,x","eQEP1 QEINT");
+    GEL_WatchAdd("*0x6B19,x","eQEP1 QFLG");
+    GEL_WatchAdd("*0x6B1A,x","eQEP1 QCLR");
+    GEL_WatchAdd("*0x6B1B,x","eQEP1 QFRC");
+    GEL_WatchAdd("*0x6B1C,x","eQEP1 QEPSTS");
+    GEL_WatchAdd("*0x6B1D,x","eQEP1 QCTMR");
+    GEL_WatchAdd("*0x6B1E,x","eQEP1 QCPRD");
+    GEL_WatchAdd("*0x6B1F,x","eQEP1 QCTMRLAT");
+    GEL_WatchAdd("*0x6B20,x","eQEP1 QCPRDLAT");
+}
+hotmenu eQEP2_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6B40,x","eQEP2 QPOSCNT");
+    GEL_WatchAdd("*(long *)0x6B42,x","eQEP2 QPOSINIT");
+    GEL_WatchAdd("*(long *)0x6B44,x","eQEP2 QPOSMAX");
+    GEL_WatchAdd("*(long *)0x6B46,x","eQEP2 QPOSCMP");
+    GEL_WatchAdd("*(long *)0x6B48,x","eQEP2 QPOSILAT");
+    GEL_WatchAdd("*(long *)0x6B4A,x","eQEP2 QPOSSLAT");
+    GEL_WatchAdd("*(long *)0x6B4C,x","eQEP2 QPOSLAT");
+    GEL_WatchAdd("(long *)*0x6B4E,x","eQEP2 QUTMR");
+    GEL_WatchAdd("*(long *)0x6B50,x","eQEP2 QUPRD");
+    GEL_WatchAdd("*0x6B52,x","eQEP2 QWDTMR");
+    GEL_WatchAdd("*0x6B53,x","eQEP2 QWDPRD");
+    GEL_WatchAdd("*0x6B54,x","eQEP2 QDECCTL");
+    GEL_WatchAdd("*0x6B55,x","eQEP2 QEPCTL");
+    GEL_WatchAdd("*0x6B56,x","eQEP2 QCAPCTL");
+    GEL_WatchAdd("*0x6B57,x","eQEP2 QPOSCTL");
+    GEL_WatchAdd("*0x6B58,x","eQEP2 QEINT");
+    GEL_WatchAdd("*0x6B59,x","eQEP2 QFLG");
+    GEL_WatchAdd("*0x6B5A,x","eQEP2 QCLR");
+    GEL_WatchAdd("*0x6B5B,x","eQEP2 QFRC");
+    GEL_WatchAdd("*0x6B5C,x","eQEP2 QEPSTS");
+    GEL_WatchAdd("*0x6B5D,x","eQEP2 QCTMR");
+    GEL_WatchAdd("*0x6B5E,x","eQEP2 QCPRD");
+    GEL_WatchAdd("*0x6B5F,x","eQEP2 QCTMRLAT");
+    GEL_WatchAdd("*0x6B60,x","eQEP2 QCPRDLAT");
+}
+
+
+/********************************************************************/
+/* External Interface Registers                                     */
+/********************************************************************/
+menuitem "Watch External Interface Registers";
+
+hotmenu All_External_Interface_Regs()
+{
+    GEL_WatchAdd("*(long *)0x0B20,x","XTIMING0");
+    GEL_WatchAdd("*(long *)0x0B2C,x","XTIMING6");
+    GEL_WatchAdd("*(long *)0x0B2E,x","XTIMING7");
+    GEL_WatchAdd("*(long *)0x0B34,x","XINTCNF2");
+    GEL_WatchAdd("*0x0B38,x","XBANK");
+    GEL_WatchAdd("*0x0B3A,x","XREVISION");
+    GEL_WatchAdd("*0x0B3D,x","XRESET");
+}
+
+/********************************************************************/
+/* External Interrupt Registers                                     */
+/********************************************************************/
+menuitem "Watch External Interrupt Registers";
+
+hotmenu All_XINT_Regs()
+{
+    GEL_WatchAdd("*0x7070,x","XINT1CR");
+    GEL_WatchAdd("*0x7071,x","XINT2CR");
+    GEL_WatchAdd("*0x7072,x","XINT3CR");
+    GEL_WatchAdd("*0x7073,x","XINT4CR");
+    GEL_WatchAdd("*0x7074,x","XINT5CR");
+    GEL_WatchAdd("*0x7075,x","XINT6CR");
+    GEL_WatchAdd("*0x7076,x","XINT7CR");
+    GEL_WatchAdd("*0x7077,x","XNMICR");
+    GEL_WatchAdd("*0x7078,x","XINT1CTR");
+    GEL_WatchAdd("*0x7079,x","XINT2CTR");
+    GEL_WatchAdd("*0x707F,x","XNMICTR");
+}
+hotmenu XINT_Control_Regs()
+{
+    GEL_WatchAdd("*0x7070,x","XINT1CR");
+    GEL_WatchAdd("*0x7071,x","XINT2CR");
+    GEL_WatchAdd("*0x7072,x","XINT3CR");
+    GEL_WatchAdd("*0x7073,x","XINT4CR");
+    GEL_WatchAdd("*0x7074,x","XINT5CR");
+    GEL_WatchAdd("*0x7075,x","XINT6CR");
+    GEL_WatchAdd("*0x7076,x","XINT7CR");
+    GEL_WatchAdd("*0x7077,x","XNMICR");
+}
+hotmenu XINT_Counter_Regs()
+{
+    GEL_WatchAdd("*0x7078,x","XINT1CTR");
+    GEL_WatchAdd("*0x7079,x","XINT2CTR");
+    GEL_WatchAdd("*0x707F,x","XNMICTR");
+}
+
+
+/********************************************************************/
+/* GPIO Registers                                                   */
+/********************************************************************/
+menuitem "Watch GPIO Registers";
+
+hotmenu All_GPIO_CONTROL_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6F80,x","GPACTRL");
+    GEL_WatchAdd("*(long *)0x6F82,x","GPAQSEL1");
+    GEL_WatchAdd("*(long *)0x6F84,x","GPAQSEL2");
+    GEL_WatchAdd("*(long *)0x6F86,x","GPAMUX1");
+    GEL_WatchAdd("*(long *)0x6F88,x","GPAMUX2");
+    GEL_WatchAdd("*(long *)0x6F8A,x","GPADIR");
+    GEL_WatchAdd("*(long *)0x6F8C,x","GPAPUD");
+
+    GEL_WatchAdd("*(long *)0x6F90,x","GPBCTRL");
+    GEL_WatchAdd("*(long *)0x6F92,x","GPBQSEL1");
+    GEL_WatchAdd("*(long *)0x6F94,x","GPBQSEL2");
+    GEL_WatchAdd("*(long *)0x6F96,x","GPBMUX1");
+    GEL_WatchAdd("*(long *)0x6F98,x","GPBMUX2");
+    GEL_WatchAdd("*(long *)0x6F9A,x","GPBDIR");
+    GEL_WatchAdd("*(long *)0x6F9C,x","GPBPUD");
+
+    GEL_WatchAdd("*(long *)0x6FA6,x","GPCMUX1");
+    GEL_WatchAdd("*(long *)0x6FA8,x","GPCMUX2");
+    GEL_WatchAdd("*(long *)0x6FAA,x","GPCDIR");
+    GEL_WatchAdd("*(long *)0x6FAC,x","GPCPUD");
+}
+hotmenu All_GPIO_DATA_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6FC0,x","GPADAT");
+    GEL_WatchAdd("*(long *)0x6FC2,x","GPASET");
+    GEL_WatchAdd("*(long *)0x6FC4,x","GPACLEAR");
+    GEL_WatchAdd("*(long *)0x6FC6,x","GPATOGGLE");
+    
+    GEL_WatchAdd("*(long *)0x6FC8,x","GPBDAT");
+    GEL_WatchAdd("*(long *)0x6FCA,x","GPBSET");
+    GEL_WatchAdd("*(long *)0x6FCC,x","GPBCLEAR");
+    GEL_WatchAdd("*(long *)0x6FCE,x","GPBTOGGLE");
+
+    GEL_WatchAdd("*(long *)0x6FD0,x","GPCDAT");
+    GEL_WatchAdd("*(long *)0x6FD2,x","GPCSET");
+    GEL_WatchAdd("*(long *)0x6FD4,x","GPCCLEAR");
+    GEL_WatchAdd("*(long *)0x6FD6,x","GPCTOGGLE");
+}
+hotmenu All_GPIO_INTERRUPT_Regs()
+{
+    GEL_WatchAdd("*0x6FE0,x","GPIOXINT1SEL");
+    GEL_WatchAdd("*0x6FE1,x","GPIOXINT2SEL");
+    GEL_WatchAdd("*0x6FE2,x","GPIOXNMISEL");
+    GEL_WatchAdd("*0x6FE3,x","GPIOXINT3SEL");
+    GEL_WatchAdd("*0x6FE4,x","GPIOXINT4SEL");
+    GEL_WatchAdd("*0x6FE5,x","GPIOXINT5SEL");
+    GEL_WatchAdd("*0x6FE6,x","GPIOXINT6SEL");
+    GEL_WatchAdd("*0x6FE7,x","GPIOXINT7SEL");
+    GEL_WatchAdd("*(long *)0x6FE8,x","GPIOLPMSEL");
+}
+hotmenu All_GPA_Registers()
+{
+    GEL_WatchAdd("*(long *)0x6F80,x","GPACTRL");
+    GEL_WatchAdd("*(long *)0x6F82,x","GPAQSEL1");
+    GEL_WatchAdd("*(long *)0x6F84,x","GPAQSEL2");
+    GEL_WatchAdd("*(long *)0x6F86,x","GPAMUX1");
+    GEL_WatchAdd("*(long *)0x6F88,x","GPAMUX2");
+    GEL_WatchAdd("*(long *)0x6F8A,x","GPADIR");
+    GEL_WatchAdd("*(long *)0x6F8C,x","GPAPUD");
+    
+    GEL_WatchAdd("*(long *)0x6FC0,x","GPADAT");
+    GEL_WatchAdd("*(long *)0x6FC2,x","GPASET");
+    GEL_WatchAdd("*(long *)0x6FC4,x","GPACLEAR");
+    GEL_WatchAdd("*(long *)0x6FC6,x","GPATOGGLE");
+}
+hotmenu All_GPB_Registers()
+{
+    GEL_WatchAdd("*(long *)0x6F90,x","GPBCTRL");
+    GEL_WatchAdd("*(long *)0x6F92,x","GPBQSEL1");
+    GEL_WatchAdd("*(long *)0x6F94,x","GPBQSEL2");
+    GEL_WatchAdd("*(long *)0x6F96,x","GPBMUX1");
+    GEL_WatchAdd("*(long *)0x6F98,x","GPBMUX2");
+    GEL_WatchAdd("*(long *)0x6F9A,x","GPBDIR");
+    GEL_WatchAdd("*(long *)0x6F9C,x","GPBPUD");
+
+    GEL_WatchAdd("*(long *)0x6FC8,x","GPBDAT");
+    GEL_WatchAdd("*(long *)0x6FCA,x","GPBSET");
+    GEL_WatchAdd("*(long *)0x6FCC,x","GPBCLEAR");
+    GEL_WatchAdd("*(long *)0x6FCE,x","GPBTOGGLE");
+}
+hotmenu All_GPC_Registers()
+{
+    GEL_WatchAdd("*(long *)0x6FA6,x","GPCMUX1");
+    GEL_WatchAdd("*(long *)0x6FA8,x","GPCMUX2");
+    GEL_WatchAdd("*(long *)0x6FAA,x","GPCDIR");
+    GEL_WatchAdd("*(long *)0x6FAC,x","GPCPUD");
+
+    GEL_WatchAdd("*(long *)0x6FC8,x","GPBDAT");
+    GEL_WatchAdd("*(long *)0x6FCA,x","GPBSET");
+    GEL_WatchAdd("*(long *)0x6FCC,x","GPBCLEAR");
+    GEL_WatchAdd("*(long *)0x6FCE,x","GPBTOGGLE");
+
+    GEL_WatchAdd("*(long *)0x6FD0,x","GPCDAT");
+    GEL_WatchAdd("*(long *)0x6FD2,x","GPCSET");
+    GEL_WatchAdd("*(long *)0x6FD4,x","GPCCLEAR");
+    GEL_WatchAdd("*(long *)0x6FD6,x","GPCTOGGLE");
+}
+
+
+/********************************************************************/
+/* Multichannel Serial Port Registers                               */
+/********************************************************************/
+menuitem "Watch McBSP Registers";
+
+hotmenu All_McBSP_A_Regs()
+{
+    GEL_WatchAdd("*0x5000,x","McBSPA DRR2");
+    GEL_WatchAdd("*0x5001,x","McBSPA DRR1");
+    GEL_WatchAdd("*0x5002,x","McBSPA DXR2");
+    GEL_WatchAdd("*0x5003,x","McBSPA DXR1");
+    GEL_WatchAdd("*0x5004,x","McBSPA SPCR2");
+    GEL_WatchAdd("*0x5005,x","McBSPA SPCR1");
+    GEL_WatchAdd("*0x5006,x","McBSPA RCR2");
+    GEL_WatchAdd("*0x5007,x","McBSPA RCR1");
+    GEL_WatchAdd("*0x5008,x","McBSPA XCR2");
+    GEL_WatchAdd("*0x5009,x","McBSPA XCR1");
+    GEL_WatchAdd("*0x500A,x","McBSPA SRGR2");
+    GEL_WatchAdd("*0x500B,x","McBSPA SRGR1");
+    GEL_WatchAdd("*0x500C,x","McBSPA MCR2");
+    GEL_WatchAdd("*0x500D,x","McBSPA MCR1");
+    GEL_WatchAdd("*0x500E,x","McBSPA RCERA");
+    GEL_WatchAdd("*0x500F,x","McBSPA RCERB");
+    GEL_WatchAdd("*0x5010,x","McBSPA XCERA");
+    GEL_WatchAdd("*0x5011,x","McBSPA XCERB");
+    GEL_WatchAdd("*0x5012,x","McBSPA PCR1");
+    GEL_WatchAdd("*0x5013,x","McBSPA RCERC");
+    GEL_WatchAdd("*0x5014,x","McBSPA RCERD");
+    GEL_WatchAdd("*0x5015,x","McBSPA XCERC");
+    GEL_WatchAdd("*0x5016,x","McBSPA XCERD");
+    GEL_WatchAdd("*0x5017,x","McBSPA RCERE");
+    GEL_WatchAdd("*0x5018,x","McBSPA RCERF");
+    GEL_WatchAdd("*0x5019,x","McBSPA XCERE");
+    GEL_WatchAdd("*0x501A,x","McBSPA XCERF");
+    GEL_WatchAdd("*0x501B,x","McBSPA RCERG");
+    GEL_WatchAdd("*0x501C,x","McBSPA RCERH");
+    GEL_WatchAdd("*0x501D,x","McBSPA XCERG");
+    GEL_WatchAdd("*0x501E,x","McBSPA XCERH");
+    GEL_WatchAdd("*0x5023,x","McBSPA MFFINT");
+    GEL_WatchAdd("*0x503F,x","McBSPA Revision");
+}
+
+hotmenu All_McBSP_B_Regs()
+{
+    GEL_WatchAdd("*0x5040,x","McBSPB DRR2");
+    GEL_WatchAdd("*0x5041,x","McBSPB DRR1");
+    GEL_WatchAdd("*0x5042,x","McBSPB DXR2");
+    GEL_WatchAdd("*0x5043,x","McBSPB DXR1");
+    GEL_WatchAdd("*0x5044,x","McBSPB SPCR2");
+    GEL_WatchAdd("*0x5045,x","McBSPB SPCR1");
+    GEL_WatchAdd("*0x5046,x","McBSPB RCR2");
+    GEL_WatchAdd("*0x5047,x","McBSPB RCR1");
+    GEL_WatchAdd("*0x5048,x","McBSPB XCR2");
+    GEL_WatchAdd("*0x5049,x","McBSPB XCR1");
+    GEL_WatchAdd("*0x504A,x","McBSPB SRGR2");
+    GEL_WatchAdd("*0x504B,x","McBSPB SRGR1");
+    GEL_WatchAdd("*0x504C,x","McBSPB MCR2");
+    GEL_WatchAdd("*0x504D,x","McBSPB MCR1");
+    GEL_WatchAdd("*0x504E,x","McBSPB RCERA");
+    GEL_WatchAdd("*0x504F,x","McBSPB RCERB");
+    GEL_WatchAdd("*0x5050,x","McBSPB XCERA");
+    GEL_WatchAdd("*0x5051,x","McBSPB XCERB");
+    GEL_WatchAdd("*0x5052,x","McBSPB PCR1");
+    GEL_WatchAdd("*0x5053,x","McBSPB RCERC");
+    GEL_WatchAdd("*0x5054,x","McBSPB RCERD");
+    GEL_WatchAdd("*0x5055,x","McBSPB XCERC");
+    GEL_WatchAdd("*0x5056,x","McBSPB XCERD");
+    GEL_WatchAdd("*0x5057,x","McBSPB RCERE");
+    GEL_WatchAdd("*0x5058,x","McBSPB RCERF");
+    GEL_WatchAdd("*0x5059,x","McBSPB XCERE");
+    GEL_WatchAdd("*0x505A,x","McBSPB XCERF");
+    GEL_WatchAdd("*0x505B,x","McBSPB RCERG");
+    GEL_WatchAdd("*0x505C,x","McBSPB RCERH");
+    GEL_WatchAdd("*0x505D,x","McBSPB XCERG");
+    GEL_WatchAdd("*0x505E,x","McBSPB XCERH");
+    GEL_WatchAdd("*0x5063,x","McBSPB MFFINT");
+    GEL_WatchAdd("*0x506F,x","McBSPB Revision");
+}
+
+
+
+/********************************************************************/
+/* I2C Registers                                                    */
+/********************************************************************/
+menuitem "Watch I2C Registers";
+
+hotmenu All_I2C_Regs()
+{
+    GEL_WatchAdd("*0x7900,x","I2COAR");
+    GEL_WatchAdd("*0x7901,x","I2CIER");
+    GEL_WatchAdd("*0x7902,x","I2CSTR");
+    GEL_WatchAdd("*0x7903,x","I2CCLKL");
+    GEL_WatchAdd("*0x7904,x","I2CCLKH");
+    GEL_WatchAdd("*0x7905,x","I2CCNT");
+    GEL_WatchAdd("*0x7906,x","I2CDRR");
+    GEL_WatchAdd("*0x7907,x","I2CSAR");
+    GEL_WatchAdd("*0x7908,x","I2CDXR");
+    GEL_WatchAdd("*0x7909,x","I2CMDR");
+    GEL_WatchAdd("*0x790A,x","I2CISRC");
+    GEL_WatchAdd("*0x790C,x","I2CPSC");
+    GEL_WatchAdd("*0x7920,x","I2CFFTX");
+    GEL_WatchAdd("*0x7921,x","I2CFFRX");
+}
+
+
+/********************************************************************/
+/* Peripheral Interrupt Expansion Registers                         */
+/********************************************************************/
+menuitem "Watch Peripheral Interrupt Expansion Registers";
+
+hotmenu All_PIE_Regs()
+{
+    GEL_WatchAdd("*0x0CE0,x","PIECTRL");
+    GEL_WatchAdd("*0x0CE1,x","PIEACK");
+    GEL_WatchAdd("*0x0CE2,x","PIEIER1");
+    GEL_WatchAdd("*0x0CE3,x","PIEIFR1");
+    GEL_WatchAdd("*0x0CE4,x","PIEIER2");
+    GEL_WatchAdd("*0x0CE5,x","PIEIFR2");
+    GEL_WatchAdd("*0x0CE6,x","PIEIER3");
+    GEL_WatchAdd("*0x0CE7,x","PIEIFR3");
+    GEL_WatchAdd("*0x0CE8,x","PIEIER4");
+    GEL_WatchAdd("*0x0CE9,x","PIEIFR4");
+    GEL_WatchAdd("*0x0CEA,x","PIEIER5");
+    GEL_WatchAdd("*0x0CEB,x","PIEIFR5");
+    GEL_WatchAdd("*0x0CEC,x","PIEIER6");
+    GEL_WatchAdd("*0x0CED,x","PIEIFR6");
+    GEL_WatchAdd("*0x0CEE,x","PIEIER7");
+    GEL_WatchAdd("*0x0CEF,x","PIEIFR7");
+    GEL_WatchAdd("*0x0CF0,x","PIEIER8");
+    GEL_WatchAdd("*0x0CF1,x","PIEIFR8");
+    GEL_WatchAdd("*0x0CF2,x","PIEIER9");
+    GEL_WatchAdd("*0x0CF3,x","PIEIFR9");
+    GEL_WatchAdd("*0x0CF4,x","PIEIER10");
+    GEL_WatchAdd("*0x0CF5,x","PIEIFR10");
+    GEL_WatchAdd("*0x0CF6,x","PIEIER11");
+    GEL_WatchAdd("*0x0CF7,x","PIEIFR11");
+    GEL_WatchAdd("*0x0CF8,x","PIEIER12");
+    GEL_WatchAdd("*0x0CF9,x","PIEIFR12");
+}
+hotmenu PIECTRL()
+{
+    GEL_WatchAdd("*0x0CE0,x","PIECTRL");
+}
+hotmenu PIEACK()
+{
+    GEL_WatchAdd("*0x0CE1,x","PIEACK");
+}
+hotmenu PIEIER1_and_PIEIFR1()
+{
+    GEL_WatchAdd("*0x0CE2,x","PIEIER1");
+    GEL_WatchAdd("*0x0CE3,x","PIEIFR1");
+}
+hotmenu PIEIER2_and_PIEIFR2()
+{
+    GEL_WatchAdd("*0x0CE4,x","PIEIER2");
+    GEL_WatchAdd("*0x0CE5,x","PIEIFR2");
+}
+hotmenu PIEIER3_and_PIEIFR3()
+{
+    GEL_WatchAdd("*0x0CE6,x","PIEIER3");
+    GEL_WatchAdd("*0x0CE7,x","PIEIFR3");
+}
+hotmenu PIEIER4_and_PIEIFR4()
+{
+    GEL_WatchAdd("*0x0CE8,x","PIEIER4");
+    GEL_WatchAdd("*0x0CE9,x","PIEIFR4");
+}
+hotmenu PIEIER5_and_PIEIFR5()
+{
+    GEL_WatchAdd("*0x0CEA,x","PIEIER5");
+    GEL_WatchAdd("*0x0CEB,x","PIEIFR5");
+}
+hotmenu PIEIER6_and_PIEIFR6()
+{
+    GEL_WatchAdd("*0x0CEC,x","PIEIER6");
+    GEL_WatchAdd("*0x0CED,x","PIEIFR6");
+}
+hotmenu PIEIER7_and_PIEIFR7()
+{
+    GEL_WatchAdd("*0x0CEE,x","PIEIER7");
+    GEL_WatchAdd("*0x0CEF,x","PIEIFR7");
+}
+hotmenu PIEIER8_and_PIEIFR8()
+{
+    GEL_WatchAdd("*0x0CF0,x","PIEIER8");
+    GEL_WatchAdd("*0x0CF1,x","PIEIFR8");
+}
+hotmenu PIEIER9_and_PIEIFR9()
+{
+    GEL_WatchAdd("*0x0CF2,x","PIEIER9");
+    GEL_WatchAdd("*0x0CF3,x","PIEIFR9");
+}
+hotmenu PIEIFR10_and_PIEIFR10()
+{
+    GEL_WatchAdd("*0x0CF4,x","PIEIER10");
+    GEL_WatchAdd("*0x0CF5,x","PIEIFR10");
+}
+hotmenu PIEIER11_and_PIEIFR11()
+{
+    GEL_WatchAdd("*0x0CF6,x","PIEIER11");
+    GEL_WatchAdd("*0x0CF7,x","PIEIFR11");
+}
+hotmenu PIEIER12_and_PIEIFR12()
+{
+    GEL_WatchAdd("*0x0CF8,x","PIEIER12");
+    GEL_WatchAdd("*0x0CF9,x","PIEIFR12");
+}
+
+
+/********************************************************************/
+/* Serial Communication Interface Registers                         */
+/********************************************************************/
+menuitem "Watch SCI Registers";
+
+hotmenu SCI_A_All_Regs()
+{
+    GEL_WatchAdd("*0x7050,x","SCICCRA");
+    GEL_WatchAdd("*0x7051,x","SCICTL1A");
+    GEL_WatchAdd("*0x7052,x","SCIHBAUDA");
+    GEL_WatchAdd("*0x7053,x","SCILBAUDA");
+    GEL_WatchAdd("*0x7054,x","SCICTL2A");
+    GEL_WatchAdd("*0x7055,x","SCIRXSTA");
+    GEL_WatchAdd("*0x7056,x","SCIRXEMUA");
+    GEL_WatchAdd("*0x7057,x","SCIRXBUFA");
+    GEL_WatchAdd("*0x7059,x","SCITXBUFA");
+    GEL_WatchAdd("*0x705A,x","SCIFFTXA");
+    GEL_WatchAdd("*0x705B,x","SCIFFRXA");
+    GEL_WatchAdd("*0x705C,x","SCIFFCTA");
+    GEL_WatchAdd("*0x705F,x","SCIPRIA");
+}
+hotmenu SCI_A_FIFO_Registers()
+{
+    GEL_WatchAdd("*0x705A,x","SCIFFTXA");
+    GEL_WatchAdd("*0x705B,x","SCIFFRXA");
+    GEL_WatchAdd("*0x705C,x","SCIFFCTA");
+}
+hotmenu SCI_B_All_Regs()
+{
+    GEL_WatchAdd("*0x7750,x","SCICCRB");
+    GEL_WatchAdd("*0x7751,x","SCICTL1B");
+    GEL_WatchAdd("*0x7752,x","SCIHBAUDB");
+    GEL_WatchAdd("*0x7753,x","SCILBAUDB");
+    GEL_WatchAdd("*0x7754,x","SCICTL2B");
+    GEL_WatchAdd("*0x7755,x","SCIRXSTB");
+    GEL_WatchAdd("*0x7756,x","SCIRXEMUB");
+    GEL_WatchAdd("*0x7757,x","SCIRXBUFB");
+    GEL_WatchAdd("*0x7759,x","SCITXBUFB");
+    GEL_WatchAdd("*0x775A,x","SCIFFTXB");
+    GEL_WatchAdd("*0x775B,x","SCIFFRXB");
+    GEL_WatchAdd("*0x775C,x","SCIFFCTB");
+    GEL_WatchAdd("*0x775F,x","SCIPRIB");
+}
+
+hotmenu SCI_B_FIFO_Registers()
+{
+    GEL_WatchAdd("*0x775A,x","SCIFFTXB");
+    GEL_WatchAdd("*0x775B,x","SCIFFRXB");
+    GEL_WatchAdd("*0x775C,x","SCIFFCTB");
+}
+hotmenu SCI_C_All_Regs()
+{
+    GEL_WatchAdd("*0x7770,x","SCICCRC");
+    GEL_WatchAdd("*0x7771,x","SCICTL1C");
+    GEL_WatchAdd("*0x7772,x","SCIHBAUDC");
+    GEL_WatchAdd("*0x7773,x","SCILBAUDC");
+    GEL_WatchAdd("*0x7774,x","SCICTL2C");
+    GEL_WatchAdd("*0x7775,x","SCIRXSTC");
+    GEL_WatchAdd("*0x7776,x","SCIRXEMUC");
+    GEL_WatchAdd("*0x7777,x","SCIRXBUFC");
+    GEL_WatchAdd("*0x7779,x","SCITXBUFC");
+    GEL_WatchAdd("*0x777A,x","SCIFFTXC");
+    GEL_WatchAdd("*0x777B,x","SCIFFRXC");
+    GEL_WatchAdd("*0x777C,x","SCIFFCTC");
+    GEL_WatchAdd("*0x777F,x","SCIPRIC");
+}
+hotmenu SCI_C_FIFO_Registers()
+{
+    GEL_WatchAdd("*0x777A,x","SCIFFTXC");
+    GEL_WatchAdd("*0x777B,x","SCIFFRXC");
+    GEL_WatchAdd("*0x777C,x","SCIFFCTC");
+}
+
+
+/********************************************************************/
+/* Serial Peripheral Interface Registers                            */
+/********************************************************************/
+menuitem "Watch SPI Registers";
+
+hotmenu SPI_A_All_Regs()
+{
+    GEL_WatchAdd("*0x7040,x","SPIA SPICCR");
+    GEL_WatchAdd("*0x7041,x","SPIA SPICTL");
+    GEL_WatchAdd("*0x7042,x","SPIA SPIST");
+    GEL_WatchAdd("*0x7044,x","SPIA SPIBRR");
+    GEL_WatchAdd("*0x7046,x","SPIA SPIEMU");
+    GEL_WatchAdd("*0x7047,x","SPIA SPIRXBUF");
+    GEL_WatchAdd("*0x7048,x","SPIA SPITXBUF");
+    GEL_WatchAdd("*0x7049,x","SPIA SPIDAT");
+    GEL_WatchAdd("*0x704A,x","SPIA SPIFFTX");
+    GEL_WatchAdd("*0x704B,x","SPIA SPIFFRX");
+    GEL_WatchAdd("*0x704C,x","SPIA SPIFFCT");
+    GEL_WatchAdd("*0x704F,x","SPIA SPIPRI");
+}
+hotmenu SPI_A_FIFO_Registers()
+{
+    GEL_WatchAdd("*0x704A,x","SPIA SPIFFTX");
+    GEL_WatchAdd("*0x704B,x","SPIA SPIFFRX");
+    GEL_WatchAdd("*0x704C,x","SPIA SPIFFCT");
+}
+
+
+/********************************************************************/
+/* Watchdog Timer Registers                                         */
+/********************************************************************/
+menuitem "Watch Watchdog Timer Registers";
+
+hotmenu All_Watchdog_Regs()
+{
+    GEL_WatchAdd("*0x7023,x","WDCNTR");
+    GEL_WatchAdd("*0x7025,x","WDKEY");
+    GEL_WatchAdd("*0x7029,x","WDCR");
+    GEL_WatchAdd("*0x7022,x","SCSR");
+}
+
+/********************************************************************/
+/*** End of file ***/

Source/External/v120/DSP2833x_common/gel/f28235.gel

@@ -0,0 +1,2939 @@
+/********************************************************************/
+/* f28235.gel                                                       */
+/* Version 3.30.2                                                   */
+/*                                                                  */
+/* This GEL file is to be used with the TMS320F28235 DSP.           */
+/* Changes may be required to support specific hardware designs.    */
+/*                                                                  */
+/* Code Composer Studio supports six reserved GEL functions that    */
+/* automatically get executed if they are defined. They are:        */
+/*                                                                  */
+/* StartUp()              - Executed whenever CCS is invoked        */
+/* OnReset()              - Executed after Debug->Reset CPU         */
+/* OnRestart()            - Executed after Debug->Restart           */
+/* OnPreFileLoaded()      - Executed before File->Load Program      */
+/* OnFileLoaded()         - Executed after File->Load Program       */
+/* OnTargetConnect()      - Executed after Debug->Connect           */
+/*                                                                  */
+/********************************************************************/
+
+StartUp()
+{
+
+/* The next line automatically loads the .gel file that comes   */
+/* with the DSP2833x Peripheral Header Files download.  To use, */
+/* uncomment, and adjust the directory path as needed.          */
+//  GEL_LoadGel("c:\\CCStudio_v3.3\\cc\\gel\\DSP2833x_Peripheral.gel");
+
+}
+
+OnReset(int nErrorCode)
+{
+    C28x_Mode();
+    Unlock_CSM();
+    ADC_Cal();
+	
+}
+
+OnRestart(int nErrorCode)
+{
+/* CCS will call OnRestart() when you do a Debug->Restart and   */
+/* after you load a new file.  Between running interrupt based  */
+/* programs, this function will clear interrupts and help keep  */
+/* the processor from going off into invalid memory.            */
+     C28x_Mode();
+     IER = 0;
+     IFR = 0;
+     ADC_Cal();
+}
+
+int TxtOutCtl=0;
+OnPreFileLoaded()
+{
+    XINTF_Enable();
+    if (TxtOutCtl==0)
+    {
+     GEL_TextOut("\nNOTES:\nGel will enable XINTFx16 during Debug only.\nEnable XINTF in code prior to use.");
+	 TxtOutCtl=1;
+    }
+}
+
+OnFileLoaded(int nErrorCode, int bSymbolsOnly)
+{
+    ADC_Cal();
+}
+
+OnTargetConnect()
+{    
+    C28x_Mode();
+    F28235_Memory_Map();            /* Initialize the CCS memory map */
+
+/* Check to see if CCS has been started-up with the DSP already */
+/* running in real-time mode.  The user can add whatever        */
+/* custom initialization stuff they want to each case.          */
+
+    if (GEL_IsInRealtimeMode())     /* Do real-time mode target initialization */
+    {
+
+    }
+    else                            /* Do stop-mode target initialization */
+    {
+        GEL_Reset();                /* Reset DSP */
+    }
+
+}
+
+
+/********************************************************************/
+/* These functions are launched by the GEL_Toolbar button plugin    */
+/********************************************************************/
+GEL_Toolbar1()
+{
+    Run_Realtime_with_Reset();
+}
+GEL_Toolbar2()
+{
+    Run_Realtime_with_Restart();
+}
+GEL_Toolbar3()
+{
+    Full_Halt();
+}
+GEL_Toolbar4()
+{
+    Full_Halt_with_Reset();
+}
+
+int GEL_Toolbar5_Toggle = 0;
+GEL_Toolbar5()
+{
+    if(GEL_Toolbar5_Toggle == 0)
+    {
+        GEL_Toolbar5_Toggle = 1;
+        GEL_OpenWindow("GEL_Buttons",1,4);
+        GEL_TextOut("Button 1: Run_Realtime_with_Reset()","GEL_Buttons",0,0);
+        GEL_TextOut("Button 2: Run_Realtime_with_Restart()","GEL_Buttons",0,1);
+        GEL_TextOut("Button 3: Full_Halt()", "GEL_Buttons",0,2);
+        GEL_TextOut("Button 4: Full_Halt_with_Reset()","GEL_Buttons",0,3);
+    }
+    else
+    {
+        GEL_Toolbar5_Toggle = 0;
+        GEL_CloseWindow("GEL_Buttons");
+    }
+}
+
+
+/********************************************************************/
+/* These functions are useful to engage/dis-enagage realtime        */
+/* emulation mode during debug.  They save the user from having to  */
+/* manually perform these steps in CCS.                             */
+/********************************************************************/
+menuitem "Realtime Emulation Control";
+
+hotmenu Run_Realtime_with_Reset()
+{
+    GEL_Reset();                /* Reset the DSP */
+    ST1 = ST1 & 0xFFFD;         /* clear DBGM bit in ST1 */
+    GEL_EnableRealtime();       /* Enable Realtime mode */
+    GEL_Run();                  /* Run the DSP */
+}
+hotmenu Run_Realtime_with_Restart()
+{
+    GEL_Restart();              /* Reset the DSP */
+    ST1 = ST1 & 0xFFFD;         /* clear DBGM bit in ST1 */
+    GEL_EnableRealtime();       /* Enable Realtime mode */
+    GEL_Run();                  /* Run the DSP */
+}
+hotmenu Full_Halt()
+{
+    GEL_DisableRealtime();      /* Disable Realtime mode */
+    GEL_Halt();                 /* Halt the DSP */
+}
+hotmenu Full_Halt_with_Reset()
+{
+    GEL_DisableRealtime();      /* Disable Realtime mode */
+    GEL_Halt();                 /* Halt the DSP */
+    GEL_Reset();                /* Reset the DSP */
+}
+
+
+/********************************************************************/
+/*                         F28235 Memory Map                        */
+/*                                                                  */
+/*   Note: M0M1MAP and VMAP signals tied high on F28235 core        */
+/*                                                                  */
+/*   0x000000 - 0x0003ff   M0 SARAM                (Prog and Data)  */
+/*   0x000400 - 0x0007ff   M1 SARAM                (Prog and Data)  */
+/*   0x000800 - 0x001fff   Peripheral Frame0 (PF0) (Data only)      */
+/*   0x004000 - 0x004fff   XINTF Zone 0            (Prog and Data)  */
+/*   0x005000 - 0x005fff   Peripheral Frame3 (PF3) (Data only)      */
+/*   0x006000 - 0x006fff   Peripheral Frame1 (PF1) (Data only)      */
+/*   0x007000 - 0x007fff   Peripheral Frame2 (PF2) (Data only)      */
+/*   0x008000 - 0x008fff   L0 SARAM                (Prog and Data)  */
+/*   0x009000 - 0x009fff   L1 SARAM                (Prog and Data)  */
+/*   0x00A000 - 0x00Afff   L2 SARAM                (Prog and Data)  */
+/*   0x00B000 - 0x00Bfff   L3 SARAM                (Prog and Data)  */
+/*   0x00C000 - 0x00Cfff   L4 SARAM                (Prog and Data)  */
+/*   0x00D000 - 0x00Dfff   L5 SARAM                (Prog and Data)  */
+/*   0x00E000 - 0x00Efff   L6 SARAM                (Prog and Data)  */
+/*   0x00F000 - 0x00Ffff   L7 SARAM                (Prog and Data)  */
+/*   0x100000 - 0x1fffff   XINTF Zone 6            (Prog and Data)  */
+/*   0x200000 - 0x2fffff   XINTF Zone 7            (Prog and Data   */
+/*   0x300000 - 0x33ffff   Flash                   (Prog and Data)  */
+/*   0x380080 - 0x380088   ADC_cal function        (Prog and Data)  */
+/*   0x380090 - 0x380090   PARTID value            (Prog and Data)  */
+/*   0x380400 - 0x3807ff   OTP                     (Prog and Data)  */
+/*   0x3f8000 - 0x3f8fff   L0 SARAM                (Prog and Data)  */
+/*   0x3f9000 - 0x3f9fff   L1 SARAM                (Prog and Data)  */
+/*   0x3fA000 - 0x3fAfff   L2 SARAM                (Prog and Data)  */
+/*   0x3fB000 - 0x3fBfff   L3 SARAM                (Prog and Data)  */
+/*   0x3fe000 - 0x3fffff   BOOT ROM                (Prog and Data)  */
+/********************************************************************/
+menuitem "Initialize Memory Map";
+
+hotmenu F28235_Memory_Map()
+{
+    GEL_MapReset();
+    GEL_MapOn();
+
+    /* Program memory map */
+    GEL_MapAdd(0x0,0,0x400,1,1);                 /* M0 SARAM        */
+    GEL_MapAdd(0x400,0,0x400,1,1);               /* M1 SARAM        */
+    GEL_MapAdd(0x4000,0,0x1000,1,1);             /* Zone 0          */
+    GEL_MapAdd(0x8000,0,0x1000,1,1);             /* L0 SARAM        */
+    GEL_MapAdd(0x9000,0,0x1000,1,1);             /* L1 SARAM        */
+    GEL_MapAdd(0xA000,0,0x1000,1,1);             /* L2 SARAM        */
+    GEL_MapAdd(0xB000,0,0x1000,1,1);             /* L3 SARAM        */
+    GEL_MapAdd(0xC000,0,0x1000,1,1);             /* L4 SARAM        */
+    GEL_MapAdd(0xD000,0,0x1000,1,1);             /* L5 SARAM        */
+    GEL_MapAdd(0xE000,0,0x1000,1,1);             /* L6 SARAM        */
+    GEL_MapAdd(0xF000,0,0x1000,1,1);             /* L7 SARAM        */
+    GEL_MapAdd(0x100000,0,0x100000,1,1);         /* Zone 6          */
+    GEL_MapAdd(0x200000,0,0x100000,1,1);         /* Zone 7          */
+    GEL_MapAdd(0x300000,0,0x40000,1,0);          /* FLASH           */
+    GEL_MapAdd(0x380080,0,0x00009,1,0);          /* ADC_cal function*/
+    GEL_MapAdd(0x380090,0,0x00001,1,0);          /* PARTID value    */
+    GEL_MapAdd(0x380400,0,0x00400,1,0);          /* OTP             */
+    GEL_MapAdd(0x3f8000,0,0x1000,1,1);           /* L0 SARAM Mirror */
+    GEL_MapAdd(0x3f9000,0,0x1000,1,1);           /* L1 SARAM Mirror */
+    GEL_MapAdd(0x3fA000,0,0x1000,1,1);           /* L2 SARAM Mirror */
+    GEL_MapAdd(0x3fb000,0,0x1000,1,1);           /* L3 SARAM Mirror */
+    GEL_MapAdd(0x3fe000,0,0x2000,1,0);           /* BOOT ROM        */
+
+    /* Data memory map */
+    GEL_MapAdd(0x000,1,0x400,1,1);               /* M0 SARAM        */
+    GEL_MapAdd(0x400,1,0x400,1,1);               /* M1 SARAM        */
+    GEL_MapAdd(0x800,1,0x1800,1,1);               /* PF0             */
+    GEL_MapAdd(0x4000,1,0x1000,1,1);             /* Zone 0          */
+    GEL_MapAdd(0x5000,1,0x1000,1,1);             /* PF3             */
+    GEL_MapAdd(0x6000,1,0x1000,1,1);             /* PF1             */
+    GEL_MapAddStr(0x7000,1,0x1000,"R|W|AS2",0);  /* PF2             */
+    GEL_MapAdd(0x8000,1,0x1000,1,1);             /* L0 SARAM        */
+    GEL_MapAdd(0x9000,1,0x1000,1,1);             /* L1 SARAM        */
+    GEL_MapAdd(0xA000,1,0x1000,1,1);             /* L2 SARAM        */
+    GEL_MapAdd(0xB000,1,0x1000,1,1);             /* L3 SARAM        */
+    GEL_MapAdd(0xC000,1,0x1000,1,1);             /* L4 SARAM        */
+    GEL_MapAdd(0xD000,1,0x1000,1,1);             /* L5 SARAM        */
+    GEL_MapAdd(0xE000,1,0x1000,1,1);             /* L6 SARAM        */
+    GEL_MapAdd(0xF000,1,0x1000,1,1);             /* L7 SARAM        */
+    GEL_MapAdd(0x100000,1,0x100000,1,1);         /* Zone 6          */
+    GEL_MapAdd(0x200000,1,0x100000,1,1);         /* Zone 7          */
+    GEL_MapAdd(0x300000,1,0x40000,1,0);          /* FLASH           */
+    GEL_MapAdd(0x380400,1,0x00400,1,0);          /* OTP             */
+    GEL_MapAdd(0x380080,1,0x00009,1,0);          /* ADC_cal function*/
+    GEL_MapAdd(0x380090,1,0x00001,1,0);          /* PARTID value    */
+    GEL_MapAdd(0x3f8000,1,0x1000,1,1);           /* L0 SARAM Mirror */
+    GEL_MapAdd(0x3f9000,1,0x1000,1,1);           /* L1 SARAM Mirror */
+    GEL_MapAdd(0x3fA000,1,0x1000,1,1);           /* L2 SARAM Mirror */
+    GEL_MapAdd(0x3fb000,1,0x1000,1,1);           /* L3 SARAM Mirror */
+    GEL_MapAdd(0x3fe000,1,0x2000,1,0);           /* BOOT ROM        */
+}
+
+
+/********************************************************************/
+/* The ESTOP0 fill functions are useful for debug.  They fill the   */
+/* RAM with software breakpoints that will trap runaway code.       */
+/********************************************************************/
+hotmenu Fill_F28235_RAM_with_ESTOP0()
+{
+    GEL_MemoryFill(0x000000,1,0x000800,0x7625);      /* Fill M0/M1  */
+    GEL_MemoryFill(0x008000,1,0x002000,0x7625);      /* Fill L0/L1  */
+    GEL_MemoryFill(0x00A000,1,0x002000,0x7625);      /* Fill L2/L3  */
+    GEL_MemoryFill(0x00C000,1,0x002000,0x7625);      /* Fill L4/L5  */
+    GEL_MemoryFill(0x00E000,1,0x002000,0x7625);      /* Fill L6/L7  */
+}
+
+
+/********************************************************************/
+menuitem "Watchdog";
+hotmenu Disable_WD()
+{
+    *0x7029 = *0x7029 | 0x0068;                /* Set the WDDIS bit */
+    *0x7025 = 0x0055;                          /* Service the WD    */
+    *0x7025 = 0x00AA;                          /*  once to be safe. */
+    GEL_TextOut("\nWatchdog Timer Disabled");
+}
+
+
+/********************************************************************/
+menuitem "Code Security Module"
+hotmenu Unlock_CSM()
+{
+    /* Perform dummy reads of the password locations */
+    XAR0 = *0x33FFF8;
+    XAR0 = *0x33FFF9;
+    XAR0 = *0x33FFFA;
+    XAR0 = *0x33FFFB;
+    XAR0 = *0x33FFFC;
+    XAR0 = *0x33FFFD;
+    XAR0 = *0x33FFFE;
+    XAR0 = *0x33FFFF;
+
+    /* Write passwords to the KEY registers.  0xFFFF's are dummy passwords.
+       User should replace them with the correct password for their DSP */
+    *0xAE0 = 0xFFFF;
+    *0xAE1 = 0xFFFF;
+    *0xAE2 = 0xFFFF;
+    *0xAE3 = 0xFFFF;
+    *0xAE4 = 0xFFFF;
+    *0xAE5 = 0xFFFF;
+    *0xAE6 = 0xFFFF;
+    *0xAE7 = 0xFFFF;
+}
+
+
+/********************************************************************/
+menuitem "Addressing Modes";
+hotmenu C28x_Mode()
+{
+    ST1 = ST1 & (~0x0100);      /*   AMODE = 0  */
+    ST1 = ST1 | 0x0200;         /* OBJMODE = 1  */
+}
+hotmenu C24x_Mode()
+{
+    ST1 = ST1 | 0x0100;         /*   AMODE = 1  */
+    ST1 = ST1 | 0x0200;         /* OBJMODE = 1  */
+}
+hotmenu C27x_Mode()
+{
+    ST1 = ST1 & (~0x0100);      /*   AMODE = 0  */
+    ST1 = ST1 & (~0x0200);      /* OBJMODE = 0  */
+}
+
+
+/********************************************************************/
+/*                            PLL Ratios                            */
+/*                                                                  */
+/* The following table describes the PLL clocking ratios (0..10)    */                            
+/*                                                                  */
+/*   Ratio        CLKIN         Description                         */
+/*   -----    --------------    ------------                        */
+/*     0      OSCCLK/2          PLL bypassed                        */
+/*     1      (OSCCLK * 1)/2    15 Mhz for 30 Mhz CLKIN             */
+/*     2      (OSCCLK * 2)/2    30 Mhz for 30 Mhz CLKIN             */
+/*     3      (OSCCLK * 3)/2    45 Mhz for 30 Mhz CLKIN             */
+/*     4      (OSCCLK * 4)/2    60 Mhz for 30 Mhz CLKIN             */
+/*     5      (OSCCLK * 5)/2    75 Mhz for 30 Mhz CLKIN             */
+/*     6      (OSCCLK * 6)/2    90 Mhz for 30 Mhz CLKIN             */
+/*     7      (OSCCLK * 7)/2    105 Mhz for 30 Mhz CLKIN            */
+/*     8      (OSCCLK * 8)/2    120 Mhz for 30 Mhz CLKIN            */
+/*     9      (OSCCLK * 9)/2    135 Mhz for 30 Mhz CLKIN            */
+/*    10      (OSCCLK * 10)/2   150 Mhz for 30 Mhz CLKIN            */
+/********************************************************************/
+menuitem "Set PLL Ratio";
+
+hotmenu Bypass()
+{
+    DIVSEL_div2();     /* DIVSEL = 1/2                      */
+    *0x7021 = 0;       /* CLKIN = OSCCLK/2, PLL is bypassed */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x1_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 1;      /* CLKIN = (OSCCLK * 1)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x2_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 2;      /* CLKIN = (OSCCLK * 2)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x3_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 3;      /* CLKIN = (OSCCLK * 3)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x4_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 4;      /* CLKIN = (OSCCLK * 4)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x5_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 5;      /* CLKIN = (OSCCLK * 5)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x6_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 6;      /* CLKIN = (OSCCLK * 6)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x7_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 7;      /* CLKIN = (OSCCLK * 7)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x8_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 8;      /* CLKIN = (OSCCLK * 8)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x9_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 9;      /* CLKIN = (OSCCLK * 9)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x10_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 10;     /* CLKIN = (OSCCLK * 10)/2 */
+    PLL_Wait();
+}
+// hotmenu OSCCLK_x1_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 1;      /* CLKIN = (OSCCLK * 1)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x2_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 2;      /* CLKIN = (OSCCLK * 2)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x3_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 3;      /* CLKIN = (OSCCLK * 3)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x4_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 4;      /* CLKIN = (OSCCLK * 4)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x5_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 5;      /* CLKIN = (OSCCLK * 5)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x6_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 6;      /* CLKIN = (OSCCLK * 6)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x7_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 7;      /* CLKIN = (OSCCLK * 7)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x8_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 8;      /* CLKIN = (OSCCLK * 8)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x9_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 9;      /* CLKIN = (OSCCLK * 9)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x10_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 10;     /* CLKIN = (OSCCLK * 10)/1 */
+//     PLL_Wait();
+// }
+
+
+
+/********************************************************************/
+/* For F2823x devices, DIVSEL is 1/4 by default.  Switch it to 1/2  */
+/********************************************************************/
+
+DIVSEL_div2()
+{
+    int temp;
+    int PLLSTS;
+
+    PLLSTS = 0x7011;
+
+    temp  = *PLLSTS; 
+    temp &=  0xFE7F;   /* Clear bits 7 & 8 */
+    temp |= 2 << 7;    /* Set bit 8        */
+    *PLLSTS = temp;    /* Switch to 1/2    */
+}
+
+
+
+/********************************************************************/
+/* For F2823x devices, DIVSEL is 1/4 by default.  Switch it to /1   */
+/********************************************************************/
+
+DIVSEL_div1()
+{
+    int temp;
+    int PLLSTS;
+
+    PLLSTS = 0x7011;
+    
+    DIVSEL_div2();     /* First switch DIVSEL to 1/2 and wait */
+    wait();  
+    temp  = *PLLSTS; 
+    temp |= 3 << 7;    /* Set bits 7 & 8   */
+    *PLLSTS = temp;    /* Switch to 1/2    */
+}
+
+wait()
+{
+    int delay = 0;
+    for (delay = 0; delay <= 5; delay ++)
+    {}
+}
+
+/********************************************************************/
+/* For F2823x devices, check the PLLOCKS bit for PLL lock.          */
+/********************************************************************/
+PLL_Wait()
+{
+    int PLLSTS;
+    int delay = 0;
+
+    PLLSTS = 0x7011;
+    
+    
+    while ( ( (unsigned int)*PLLSTS & 0x0001) != 0x0001)
+    {
+        delay++;
+        GEL_TextOut("Waiting for PLL Lock, PLLSTS = %x\n",,,,,(unsigned int)*PLLSTS);
+    }
+    GEL_TextOut("\nPLL lock complete, PLLSTS = %x\n",,,,,(unsigned int)*PLLSTS);
+}
+
+/********************************************************************/
+/* Load the ADC Calibration values from TI OTP                      */
+/********************************************************************/
+menuitem "ADC Calibration"
+hotmenu ADC_Cal()
+{
+    /* Perform dummy reads of the password locations */
+    XAR0 = *0x33FFF8;
+    XAR0 = *0x33FFF9;
+    XAR0 = *0x33FFFA;
+    XAR0 = *0x33FFFB;
+    XAR0 = *0x33FFFC;
+    XAR0 = *0x33FFFD;
+    XAR0 = *0x33FFFE;
+    XAR0 = *0x33FFFF;
+
+    
+    if(((*0x0AEF) & 0x0001) == 0)
+    {
+        XAR0 = *0x701C;
+        *0x701C |= 0x0008;  
+    	*0x711C = *0x380083;
+        *0x711D = *0x380085;
+        *0x701C = XAR0;
+	    XAR0 = 0;
+       
+    } 
+    else
+    {
+        GEL_TextOut("\nADC Calibration not complete, check if device is unlocked and recalibrate."); 
+    }
+}
+
+/********************************************************************/
+/* Enable the XINTF and configure GPIOs for XINTF function          */
+/********************************************************************/
+menuitem "XINTF Enable"
+hotmenu XINTF_Enable()
+{
+
+   /* enable XINTF clock (XTIMCLK) */
+
+   *0x7020 = 0x3700;                          
+   /* GPBMUX1: XA0-XA7, XA16, XZCS0,        */
+   /*          XZCS7, XREADY, XRNW, XWE0    */
+   /* GPAMUX2: XA17-XA19, XZCS6             */
+   /* GPCMUX2: XA8-XA15                     */         
+   /* GPCMUX1: XD0-XD15                     */
+   *(unsigned long *)0x6F96 = 0xFFFFFFC0;   /* GPBMUX1 */
+   *(unsigned long *)0x6f88 = 0xFF000000;   /* GPAMUX2 */  
+   *(unsigned long *)0x6FA8 = 0x0000AAAA;   /* GPCMUX2 */  
+   *(unsigned long *)0x6FA6 = 0xAAAAAAAA;   /* GPCMUX1 */
+
+   /* Uncomment for x32 data bus            */
+   /* GPBMUX2: XD16-XD31                    */
+// *(unsigned long *)0x6F98 = 0xFFFFFFFF;   /* GPBMUX2 */ 
+   
+   /* Zone timing.  
+   /* Each zone can be configured seperately */
+   /* Uncomment the x16 or the x32 timing    */
+   /* depending on the data bus width for    */
+   /* the zone                               */
+
+   /* x16 Timing */
+   *(unsigned long *)0x0B20 = 0x0043FFFF;    /* Zone0 */
+   *(unsigned long *)0x0B2C = 0x0043FFFF;    /* Zone6 */
+   *(unsigned long *)0x0B2E = 0x0043FFFF;    /* Zone7 */
+
+   /* x32 Timing:
+// *(unsigned long *)0x0B20 = 0x0041FFFF;    /* x32 */
+// *(unsigned long *)0x0B2C = 0x0041FFFF;    /* x32 */
+// *(unsigned long *)0x0B2E = 0x0041FFFF;    /* x32 */
+
+   
+}
+
+
+
+
+
+/********************************************************************/
+/* The below are used to display the symbolic names of the F28235   */
+/* memory mapped registers in the watch window. To view these       */
+/* registers, click on the GEL menu button in Code Composer Studio, */
+/* then select which registers or groups of registers you want to   */
+/* view. They will appear in the watch window under the Watch1 tab. */
+/********************************************************************/
+
+/* Add a space line to the GEL menu */
+menuitem "______________________________________";
+hotmenu __() {}
+
+/********************************************************************/
+/* A/D Converter Registers                                          */
+/********************************************************************/
+menuitem "Watch ADC Registers";
+
+hotmenu All_ADC_Regs()
+{
+    GEL_WatchAdd("*0x7100,x","ADCTRL1");
+    GEL_WatchAdd("*0x7101,x","ADCTRL2");
+    GEL_WatchAdd("*0x7102,x","ADCMAXCONV");
+    GEL_WatchAdd("*0x7103,x","ADCCHSELSEQ1");
+    GEL_WatchAdd("*0x7104,x","ADCCHSELSEQ2");
+    GEL_WatchAdd("*0x7105,x","ADCCHSELSEQ3");
+    GEL_WatchAdd("*0x7106,x","ADCCHSELSEQ4");
+    GEL_WatchAdd("*0x7107,x","ADCASEQSR");
+    GEL_WatchAdd("*0x7108,x","ADCRESULT0");
+    GEL_WatchAdd("*0x7109,x","ADCRESULT1");
+    GEL_WatchAdd("*0x710A,x","ADCRESULT2");
+    GEL_WatchAdd("*0x710B,x","ADCRESULT3");
+    GEL_WatchAdd("*0x710C,x","ADCRESULT4");
+    GEL_WatchAdd("*0x710D,x","ADCRESULT5");
+    GEL_WatchAdd("*0x710E,x","ADCRESULT6");
+    GEL_WatchAdd("*0x710F,x","ADCRESULT7");
+    GEL_WatchAdd("*0x7110,x","ADCRESULT8");
+    GEL_WatchAdd("*0x7111,x","ADCRESULT9");
+    GEL_WatchAdd("*0x7112,x","ADCRESULT10");
+    GEL_WatchAdd("*0x7113,x","ADCRESULT11");
+    GEL_WatchAdd("*0x7114,x","ADCRESULT12");
+    GEL_WatchAdd("*0x7115,x","ADCRESULT13");
+    GEL_WatchAdd("*0x7116,x","ADCRESULT14");
+    GEL_WatchAdd("*0x7117,x","ADCRESULT15");
+    GEL_WatchAdd("*0x7118,x","ADCTRL3");
+    GEL_WatchAdd("*0x7119,x","ADCST");
+    GEL_WatchAdd("*0x711C,x","ADCREFSEL");
+    GEL_WatchAdd("*0x711D,x","ADCOFFTRIM");
+
+    GEL_WatchAdd("*0x0B00,x","ADCRESULT0 Mirror");
+    GEL_WatchAdd("*0x0B01,x","ADCRESULT1 Mirror");
+    GEL_WatchAdd("*0x0B02,x","ADCRESULT2 Mirror");
+    GEL_WatchAdd("*0x0B03,x","ADCRESULT3 Mirror");
+    GEL_WatchAdd("*0x0B04,x","ADCRESULT4 Mirror");
+    GEL_WatchAdd("*0x0B05,x","ADCRESULT5 Mirror");
+    GEL_WatchAdd("*0x0B06,x","ADCRESULT6 Mirror");
+    GEL_WatchAdd("*0x0B07,x","ADCRESULT7 Mirror");
+    GEL_WatchAdd("*0x0B08,x","ADCRESULT8 Mirror");
+    GEL_WatchAdd("*0x0B09,x","ADCRESULT9 Mirror");
+    GEL_WatchAdd("*0x0B0A,x","ADCRESULT10 Mirror");
+    GEL_WatchAdd("*0x0B0B,x","ADCRESULT11 Mirror");
+    GEL_WatchAdd("*0x0B0C,x","ADCRESULT12 Mirror");
+    GEL_WatchAdd("*0x0B0D,x","ADCRESULT13 Mirror");
+    GEL_WatchAdd("*0x0B0E,x","ADCRESULT14 Mirror");
+    GEL_WatchAdd("*0x0B0F,x","ADCRESULT15 Mirror");
+}
+hotmenu ADC_Control_Regs()
+{
+    GEL_WatchAdd("*0x7100,x","ADCTRL1");
+    GEL_WatchAdd("*0x7101,x","ADCTRL2");
+    GEL_WatchAdd("*0x7102,x","ADCMAXCONV");
+    GEL_WatchAdd("*0x7107,x","ADCASEQSR");
+    GEL_WatchAdd("*0x7118,x","ADCTRL3");
+    GEL_WatchAdd("*0x7119,x","ADCST");
+    GEL_WatchAdd("*0x711C,x","ADCREFSEL");
+    GEL_WatchAdd("*0x711D,x","ADCOFFTRIM");
+}
+hotmenu ADCCHSELSEQx_Regs()
+{
+    GEL_WatchAdd("*0x7103,x","ADCCHSELSEQ1");
+    GEL_WatchAdd("*0x7104,x","ADCCHSELSEQ2");
+    GEL_WatchAdd("*0x7105,x","ADCCHSELSEQ3");
+    GEL_WatchAdd("*0x7106,x","ADCCHSELSEQ4");
+}
+hotmenu ADCRESULT_0_to_7()
+{
+    GEL_WatchAdd("*0x7108,x","ADCRESULT0");
+    GEL_WatchAdd("*0x7109,x","ADCRESULT1");
+    GEL_WatchAdd("*0x710A,x","ADCRESULT2");
+    GEL_WatchAdd("*0x710B,x","ADCRESULT3");
+    GEL_WatchAdd("*0x710C,x","ADCRESULT4");
+    GEL_WatchAdd("*0x710D,x","ADCRESULT5");
+    GEL_WatchAdd("*0x710E,x","ADCRESULT6");
+    GEL_WatchAdd("*0x710F,x","ADCRESULT7");
+}
+hotmenu ADCRESULT_8_to_15()
+{
+    GEL_WatchAdd("*0x7110,x","ADCRESULT8");
+    GEL_WatchAdd("*0x7111,x","ADCRESULT9");
+    GEL_WatchAdd("*0x7112,x","ADCRESULT10");
+    GEL_WatchAdd("*0x7113,x","ADCRESULT11");
+    GEL_WatchAdd("*0x7114,x","ADCRESULT12");
+    GEL_WatchAdd("*0x7115,x","ADCRESULT13");
+    GEL_WatchAdd("*0x7116,x","ADCRESULT14");
+    GEL_WatchAdd("*0x7117,x","ADCRESULT15");
+}
+hotmenu ADCRESULT_Mirror_0_to_7()
+{
+    GEL_WatchAdd("*0x0B00,x","ADCRESULT0 Mirror");
+    GEL_WatchAdd("*0x0B01,x","ADCRESULT1 Mirror");
+    GEL_WatchAdd("*0x0B02,x","ADCRESULT2 Mirror");
+    GEL_WatchAdd("*0x0B03,x","ADCRESULT3 Mirror");
+    GEL_WatchAdd("*0x0B04,x","ADCRESULT4 Mirror");
+    GEL_WatchAdd("*0x0B05,x","ADCRESULT5 Mirror");
+    GEL_WatchAdd("*0x0B06,x","ADCRESULT6 Mirror");
+    GEL_WatchAdd("*0x0B07,x","ADCRESULT7 Mirror");
+}
+hotmenu ADCRESULT_Mirror_8_to_15()
+{
+    GEL_WatchAdd("*0x0B08,x","ADCRESULT8 Mirror");
+    GEL_WatchAdd("*0x0B09,x","ADCRESULT9 Mirror");
+    GEL_WatchAdd("*0x0B0A,x","ADCRESULT10 Mirror");
+    GEL_WatchAdd("*0x0B0B,x","ADCRESULT11 Mirror");
+    GEL_WatchAdd("*0x0B0C,x","ADCRESULT12 Mirror");
+    GEL_WatchAdd("*0x0B0D,x","ADCRESULT13 Mirror");
+    GEL_WatchAdd("*0x0B0E,x","ADCRESULT14 Mirror");
+    GEL_WatchAdd("*0x0B0F,x","ADCRESULT15 Mirror");
+}
+
+
+/********************************************************************/
+/* Clocking and Low-Power Registers                                 */
+/********************************************************************/
+menuitem "Watch Clocking and Low-Power Registers";
+
+hotmenu All_Clocking_and_Low_Power_Regs()
+{
+    GEL_WatchAdd("*0x7010,x","XCLK");
+    GEL_WatchAdd("*0x7011,x","PLLSTS");
+    GEL_WatchAdd("*0x701A,x","HISPCP");
+    GEL_WatchAdd("*0x701B,x","LOSPCP");
+    GEL_WatchAdd("*0x701C,x","PCLKCR0");
+    GEL_WatchAdd("*0x701D,x","PCLKCR1");
+    GEL_WatchAdd("*0x701E,x","LPMCR0");
+    GEL_WatchAdd("*0x7020,x","PCLKCR3");
+    GEL_WatchAdd("*0x7021,x","PLLCR");
+}
+
+
+/********************************************************************/
+/* Code Security Module Registers                                   */
+/********************************************************************/
+menuitem "Watch Code Security Module Registers";
+
+hotmenu CSMSCR()
+{
+    GEL_WatchAdd("*0x0AEF,x","CSMSCR");
+    GEL_WatchAdd("(*0x0AEF>>15)&1,d"," FORCESEC bit");
+    GEL_WatchAdd("(*0x0AEF)&1,d","     SECURE bit");
+}
+hotmenu PWL_Locations()
+{
+    GEL_WatchAdd("*0x33FFF8,x","PWL0");
+    GEL_WatchAdd("*0x33FFF9,x","PWL1");
+    GEL_WatchAdd("*0x33FFFA,x","PWL2");
+    GEL_WatchAdd("*0x33FFFB,x","PWL3");
+    GEL_WatchAdd("*0x33FFFC,x","PWL4");
+    GEL_WatchAdd("*0x33FFFD,x","PWL5");
+    GEL_WatchAdd("*0x33FFFE,x","PWL6");
+    GEL_WatchAdd("*0x33FFFF,x","PWL7");
+}
+
+
+/********************************************************************/
+/* CPU Timer Registers                                              */
+/********************************************************************/
+menuitem "Watch CPU Timer Registers";
+
+hotmenu All_CPU_Timer0_Regs()
+{
+    GEL_WatchAdd("*0x0C00,x","TIMER0TIM");
+    GEL_WatchAdd("*0x0C01,x","TIMER0TIMH");
+    GEL_WatchAdd("*0x0C02,x","TIMER0PRD");
+    GEL_WatchAdd("*0x0C03,x","TIMER0PRDH");
+    GEL_WatchAdd("*0x0C04,x","TIMER0TCR");
+    GEL_WatchAdd("*0x0C06,x","TIMER0TPR");
+    GEL_WatchAdd("*0x0C07,x","TIMER0TPRH");
+}
+hotmenu All_CPU_Timer1_Regs()
+{
+    GEL_WatchAdd("*0x0C08,x","TIMER1TIM");
+    GEL_WatchAdd("*0x0C09,x","TIMER1TIMH");
+    GEL_WatchAdd("*0x0C0A,x","TIMER1PRD");
+    GEL_WatchAdd("*0x0C0B,x","TIMER1PRDH");
+    GEL_WatchAdd("*0x0C0C,x","TIMER1TCR");
+    GEL_WatchAdd("*0x0C0E,x","TIMER1TPR");
+    GEL_WatchAdd("*0x0C0F,x","TIMER1TPRH");
+}
+hotmenu All_CPU_Timer2_Regs()
+{
+    GEL_WatchAdd("*0x0C10,x","TIMER2TIM");
+    GEL_WatchAdd("*0x0C11,x","TIMER2TIMH");
+    GEL_WatchAdd("*0x0C12,x","TIMER2PRD");
+    GEL_WatchAdd("*0x0C13,x","TIMER2PRDH");
+    GEL_WatchAdd("*0x0C14,x","TIMER2TCR");
+    GEL_WatchAdd("*0x0C16,x","TIMER2TPR");
+    GEL_WatchAdd("*0x0C17,x","TIMER2TPRH");
+}
+
+
+/********************************************************************/
+/* Device Emulation Registers                                       */
+/********************************************************************/
+menuitem "Watch Device Emulation Registers";
+
+hotmenu All_Emulation_Regs()
+{
+    GEL_WatchAdd("*(long *)0x0880,x","DEVICECNF");
+    GEL_WatchAdd("*0x0882,x","CLASSID");
+    GEL_WatchAdd("*0x0883,x","REVID");
+    GEL_WatchAdd("*0x0884,x","PROTSTART");
+    GEL_WatchAdd("*0x0885,x","PROTRANGE");
+    GEL_WatchAdd("*0x380090,x","PARTID");    
+}
+/********************************************************************/
+/* DMA Registers                                                    */
+/********************************************************************/
+menuitem "Watch DMA Registers";
+
+hotmenu All_DMA_Regs()
+{
+    GEL_WatchAdd("*0x1000,x","DMACTRL");
+    GEL_WatchAdd("*0x1001,x","DEBUGCTRL");
+    GEL_WatchAdd("*0x1002,x","REVISION");
+    GEL_WatchAdd("*0x1004,x","PRIORITYCTRL1");
+    GEL_WatchAdd("*0x1006,x","PRIORITYSTAT");
+
+    GEL_WatchAdd("*0x1020,x","DMA Ch1 MODE");
+    GEL_WatchAdd("*0x1021,x","DMA Ch1 CONTROL");
+    GEL_WatchAdd("*0x1022,x","DMA Ch1 BURST_SIZE");
+    GEL_WatchAdd("*0x1023,x","DMA Ch1 BURST_COUNT");
+    GEL_WatchAdd("*0x1024,x","DMA Ch1 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1025,x","DMA Ch1 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1026,x","DMA Ch1 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1027,x","DMA Ch1 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1028,x","DMA Ch1 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1029,x","DMA Ch1 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x102A,x","DMA Ch1 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x102B,x","DMA Ch1 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x102C,x","DMA Ch1 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x102D,x","DMA Ch1 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x102E,x","DMA Ch1 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x102F,x","DMA Ch1 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1030,x","DMA Ch1 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1032,x","DMA Ch1 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1034,x","DMA Ch1 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1036,x","DMA Ch1 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1038,x","DMA Ch1 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x103A,x","DMA Ch1 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x103C,x","DMA Ch1 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x103E,x","DMA Ch1 DST_ADDR_ACTIVE");
+
+    GEL_WatchAdd("*0x1040,x","DMA Ch2 MODE");
+    GEL_WatchAdd("*0x1041,x","DMA Ch2 CONTROL");
+    GEL_WatchAdd("*0x1042,x","DMA Ch2 BURST_SIZE");
+    GEL_WatchAdd("*0x1043,x","DMA Ch2 BURST_COUNT");
+    GEL_WatchAdd("*0x1044,x","DMA Ch2 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1045,x","DMA Ch2 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1046,x","DMA Ch2 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1047,x","DMA Ch2 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1048,x","DMA Ch2 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1049,x","DMA Ch2 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x104A,x","DMA Ch2 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x104B,x","DMA Ch2 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x104C,x","DMA Ch2 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x104D,x","DMA Ch2 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x104E,x","DMA Ch2 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x104F,x","DMA Ch2 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1050,x","DMA Ch2 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1052,x","DMA Ch2 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1054,x","DMA Ch2 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1056,x","DMA Ch2 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1058,x","DMA Ch2 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x105A,x","DMA Ch2 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x105C,x","DMA Ch2 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x105E,x","DMA Ch2 DST_ADDR_ACTIVE");
+
+    GEL_WatchAdd("*0x1060,x","DMA Ch3 MODE");
+    GEL_WatchAdd("*0x1061,x","DMA Ch3 CONTROL");
+    GEL_WatchAdd("*0x1062,x","DMA Ch3 BURST_SIZE");
+    GEL_WatchAdd("*0x1063,x","DMA Ch3 BURST_COUNT");
+    GEL_WatchAdd("*0x1064,x","DMA Ch3 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1065,x","DMA Ch3 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1066,x","DMA Ch3 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1067,x","DMA Ch3 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1068,x","DMA Ch3 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1069,x","DMA Ch3 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x106A,x","DMA Ch3 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x106B,x","DMA Ch3 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x106C,x","DMA Ch3 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x106D,x","DMA Ch3 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x106E,x","DMA Ch3 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x106F,x","DMA Ch3 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1070,x","DMA Ch3 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1072,x","DMA Ch3 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1074,x","DMA Ch3 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1076,x","DMA Ch3 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1078,x","DMA Ch3 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x107A,x","DMA Ch3 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x107C,x","DMA Ch3 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x107E,x","DMA Ch3 DST_ADDR_ACTIVE");
+
+    GEL_WatchAdd("*0x1080,x","DMA Ch4 MODE");
+    GEL_WatchAdd("*0x1081,x","DMA Ch4 CONTROL");
+    GEL_WatchAdd("*0x1082,x","DMA Ch4 BURST_SIZE");
+    GEL_WatchAdd("*0x1083,x","DMA Ch4 BURST_COUNT");
+    GEL_WatchAdd("*0x1084,x","DMA Ch4 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1085,x","DMA Ch4 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1086,x","DMA Ch4 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1087,x","DMA Ch4 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1088,x","DMA Ch4 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1089,x","DMA Ch4 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x108A,x","DMA Ch4 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x108B,x","DMA Ch4 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x108C,x","DMA Ch4 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x108D,x","DMA Ch4 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x108E,x","DMA Ch4 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x108F,x","DMA Ch4 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1090,x","DMA Ch4 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1092,x","DMA Ch4 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1094,x","DMA Ch4 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1096,x","DMA Ch4 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1098,x","DMA Ch4 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x109A,x","DMA Ch4 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x109C,x","DMA Ch4 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x109E,x","DMA Ch4 DST_ADDR_ACTIVE");
+
+    GEL_WatchAdd("*0x10A0,x","DMA Ch5 MODE");
+    GEL_WatchAdd("*0x10A1,x","DMA Ch5 CONTROL");
+    GEL_WatchAdd("*0x10A2,x","DMA Ch5 BURST_SIZE");
+    GEL_WatchAdd("*0x10A3,x","DMA Ch5 BURST_COUNT");
+    GEL_WatchAdd("*0x10A4,x","DMA Ch5 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x10A5,x","DMA Ch5 DST_BURST_STEP");
+    GEL_WatchAdd("*0x10A6,x","DMA Ch5 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x10A7,x","DMA Ch5 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x10A8,x","DMA Ch5 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10A9,x","DMA Ch5 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10AA,x","DMA Ch5 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x10AB,x","DMA Ch5 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x10AC,x","DMA Ch5 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x10AD,x","DMA Ch5 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x10AE,x","DMA Ch5 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x10AF,x","DMA Ch5 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x10B0,x","DMA Ch5 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10B2,x","DMA Ch5 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10B4,x","DMA Ch5 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10B6,x","DMA Ch5 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10B8,x","DMA Ch5 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10BA,x","DMA Ch5 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10BC,x","DMA Ch5 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10BE,x","DMA Ch5 DST_ADDR_ACTIVE");
+
+    GEL_WatchAdd("*0x10C0,x","DMA Ch6 MODE");
+    GEL_WatchAdd("*0x10C1,x","DMA Ch6 CONTROL");
+    GEL_WatchAdd("*0x10C2,x","DMA Ch6 BURST_SIZE");
+    GEL_WatchAdd("*0x10C3,x","DMA Ch6 BURST_COUNT");
+    GEL_WatchAdd("*0x10C4,x","DMA Ch6 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x10C5,x","DMA Ch6 DST_BURST_STEP");
+    GEL_WatchAdd("*0x10C6,x","DMA Ch6 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x10C7,x","DMA Ch6 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x10C8,x","DMA Ch6 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10C9,x","DMA Ch6 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10CA,x","DMA Ch6 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x10CB,x","DMA Ch6 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x10CC,x","DMA Ch6 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x10CD,x","DMA Ch6 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x10CE,x","DMA Ch6 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x10CF,x","DMA Ch6 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x10D0,x","DMA Ch6 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10D2,x","DMA Ch6 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10D4,x","DMA Ch6 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10D6,x","DMA Ch6 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10D8,x","DMA Ch6 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10DA,x","DMA Ch6 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10DC,x","DMA Ch6 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10DE,x","DMA Ch6 DST_ADDR_ACTIVE");
+
+
+}
+hotmenu DMA_Channel_1_regs()
+{
+    GEL_WatchAdd("*0x1020,x","DMA Ch1 MODE");
+    GEL_WatchAdd("*0x1021,x","DMA Ch1 CONTROL");
+    GEL_WatchAdd("*0x1022,x","DMA Ch1 BURST_SIZE");
+    GEL_WatchAdd("*0x1023,x","DMA Ch1 BURST_COUNT");
+    GEL_WatchAdd("*0x1024,x","DMA Ch1 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1025,x","DMA Ch1 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1026,x","DMA Ch1 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1027,x","DMA Ch1 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1028,x","DMA Ch1 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1029,x","DMA Ch1 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x102A,x","DMA Ch1 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x102B,x","DMA Ch1 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x102C,x","DMA Ch1 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x102D,x","DMA Ch1 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x102E,x","DMA Ch1 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x102F,x","DMA Ch1 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1030,x","DMA Ch1 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1032,x","DMA Ch1 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1034,x","DMA Ch1 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1036,x","DMA Ch1 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1038,x","DMA Ch1 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x103A,x","DMA Ch1 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x103C,x","DMA Ch1 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x103E,x","DMA Ch1 DST_ADDR_ACTIVE");
+}
+
+hotmenu DMA_Channel_2_regs()
+{
+    GEL_WatchAdd("*0x1040,x","DMA Ch2 MODE");
+    GEL_WatchAdd("*0x1041,x","DMA Ch2 CONTROL");
+    GEL_WatchAdd("*0x1042,x","DMA Ch2 BURST_SIZE");
+    GEL_WatchAdd("*0x1043,x","DMA Ch2 BURST_COUNT");
+    GEL_WatchAdd("*0x1044,x","DMA Ch2 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1045,x","DMA Ch2 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1046,x","DMA Ch2 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1047,x","DMA Ch2 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1048,x","DMA Ch2 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1049,x","DMA Ch2 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x104A,x","DMA Ch2 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x104B,x","DMA Ch2 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x104C,x","DMA Ch2 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x104D,x","DMA Ch2 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x104E,x","DMA Ch2 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x104F,x","DMA Ch2 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1050,x","DMA Ch2 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1052,x","DMA Ch2 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1054,x","DMA Ch2 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1056,x","DMA Ch2 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1058,x","DMA Ch2 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x105A,x","DMA Ch2 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x105C,x","DMA Ch2 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x105E,x","DMA Ch2 DST_ADDR_ACTIVE");
+}
+hotmenu DMA_Channel_3_regs()
+{
+    GEL_WatchAdd("*0x1060,x","DMA Ch3 MODE");
+    GEL_WatchAdd("*0x1061,x","DMA Ch3 CONTROL");
+    GEL_WatchAdd("*0x1062,x","DMA Ch3 BURST_SIZE");
+    GEL_WatchAdd("*0x1063,x","DMA Ch3 BURST_COUNT");
+    GEL_WatchAdd("*0x1064,x","DMA Ch3 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1065,x","DMA Ch3 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1066,x","DMA Ch3 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1067,x","DMA Ch3 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1068,x","DMA Ch3 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1069,x","DMA Ch3 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x106A,x","DMA Ch3 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x106B,x","DMA Ch3 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x106C,x","DMA Ch3 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x106D,x","DMA Ch3 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x106E,x","DMA Ch3 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x106F,x","DMA Ch3 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1070,x","DMA Ch3 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1072,x","DMA Ch3 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1074,x","DMA Ch3 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1076,x","DMA Ch3 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1078,x","DMA Ch3 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x107A,x","DMA Ch3 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x107C,x","DMA Ch3 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x107E,x","DMA Ch3 DST_ADDR_ACTIVE");
+}
+hotmenu DMA_Channel_4_regs()
+{
+    GEL_WatchAdd("*0x1080,x","DMA Ch4 MODE");
+    GEL_WatchAdd("*0x1081,x","DMA Ch4 CONTROL");
+    GEL_WatchAdd("*0x1082,x","DMA Ch4 BURST_SIZE");
+    GEL_WatchAdd("*0x1083,x","DMA Ch4 BURST_COUNT");
+    GEL_WatchAdd("*0x1084,x","DMA Ch4 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1085,x","DMA Ch4 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1086,x","DMA Ch4 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1087,x","DMA Ch4 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1088,x","DMA Ch4 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1089,x","DMA Ch4 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x108A,x","DMA Ch4 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x108B,x","DMA Ch4 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x108C,x","DMA Ch4 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x108D,x","DMA Ch4 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x108E,x","DMA Ch4 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x108F,x","DMA Ch4 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1090,x","DMA Ch4 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1092,x","DMA Ch4 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1094,x","DMA Ch4 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1096,x","DMA Ch4 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1098,x","DMA Ch4 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x109A,x","DMA Ch4 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x109C,x","DMA Ch4 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x109E,x","DMA Ch4 DST_ADDR_ACTIVE");
+}
+hotmenu DMA_Channel_5_regs()
+{
+    GEL_WatchAdd("*0x10A0,x","DMA Ch5 MODE");
+    GEL_WatchAdd("*0x10A1,x","DMA Ch5 CONTROL");
+    GEL_WatchAdd("*0x10A2,x","DMA Ch5 BURST_SIZE");
+    GEL_WatchAdd("*0x10A3,x","DMA Ch5 BURST_COUNT");
+    GEL_WatchAdd("*0x10A4,x","DMA Ch5 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x10A5,x","DMA Ch5 DST_BURST_STEP");
+    GEL_WatchAdd("*0x10A6,x","DMA Ch5 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x10A7,x","DMA Ch5 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x10A8,x","DMA Ch5 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10A9,x","DMA Ch5 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10AA,x","DMA Ch5 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x10AB,x","DMA Ch5 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x10AC,x","DMA Ch5 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x10AD,x","DMA Ch5 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x10AE,x","DMA Ch5 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x10AF,x","DMA Ch5 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x10B0,x","DMA Ch5 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10B2,x","DMA Ch5 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10B4,x","DMA Ch5 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10B6,x","DMA Ch5 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10B8,x","DMA Ch5 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10BA,x","DMA Ch5 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10BC,x","DMA Ch5 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10BE,x","DMA Ch5 DST_ADDR_ACTIVE");
+}
+hotmenu DMA_Channel_6_regs()
+{
+    GEL_WatchAdd("*0x10C0,x","DMA Ch6 MODE");
+    GEL_WatchAdd("*0x10C1,x","DMA Ch6 CONTROL");
+    GEL_WatchAdd("*0x10C2,x","DMA Ch6 BURST_SIZE");
+    GEL_WatchAdd("*0x10C3,x","DMA Ch6 BURST_COUNT");
+    GEL_WatchAdd("*0x10C4,x","DMA Ch6 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x10C5,x","DMA Ch6 DST_BURST_STEP");
+    GEL_WatchAdd("*0x10C6,x","DMA Ch6 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x10C7,x","DMA Ch6 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x10C8,x","DMA Ch6 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10C9,x","DMA Ch6 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10CA,x","DMA Ch6 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x10CB,x","DMA Ch6 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x10CC,x","DMA Ch6 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x10CD,x","DMA Ch6 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x10CE,x","DMA Ch6 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x10CF,x","DMA Ch6 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x10D0,x","DMA Ch6 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10D2,x","DMA Ch6 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10D4,x","DMA Ch6 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10D6,x","DMA Ch6 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10D8,x","DMA Ch6 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10DA,x","DMA Ch6 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10DC,x","DMA Ch6 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10DE,x","DMA Ch6 DST_ADDR_ACTIVE");
+}
+
+/********************************************************************/
+/* eCAN Registers                                                   */
+/********************************************************************/
+menuitem "Watch eCAN Registers";
+
+hotmenu eCAN_A_Global_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6000,x","eCANA CANME");
+    GEL_WatchAdd("*(long *)0x6002,x","eCANA CANMD");
+    GEL_WatchAdd("*(long *)0x6004,x","eCANA CANTRS");
+    GEL_WatchAdd("*(long *)0x6006,x","eCANA CANTRR");
+    GEL_WatchAdd("*(long *)0x6008,x","eCANA CANTA");
+    GEL_WatchAdd("*(long *)0x600A,x","eCANA CANAA");
+    GEL_WatchAdd("*(long *)0x600C,x","eCANA CANRMP");
+    GEL_WatchAdd("*(long *)0x600E,x","eCANA CANRML");
+    GEL_WatchAdd("*(long *)0x6010,x","eCANA CANRFP");
+    GEL_WatchAdd("*(long *)0x6014,x","eCANA CANMC");
+    GEL_WatchAdd("*(long *)0x6016,x","eCANA CANBTC");
+    GEL_WatchAdd("*(long *)0x6018,x","eCANA CANES");
+    GEL_WatchAdd("*(long *)0x601A,x","eCANA CANTEC");
+    GEL_WatchAdd("*(long *)0x601C,x","eCANA CANREC");
+    GEL_WatchAdd("*(long *)0x601E,x","eCANA CANGIF0");
+    GEL_WatchAdd("*(long *)0x6020,x","eCANA CANGIM");
+    GEL_WatchAdd("*(long *)0x6022,x","eCANA CANGIF1");
+    GEL_WatchAdd("*(long *)0x6024,x","eCANA CANMIM");
+    GEL_WatchAdd("*(long *)0x6026,x","eCANA CANMIL");
+    GEL_WatchAdd("*(long *)0x6028,x","eCANA CANOPC");
+    GEL_WatchAdd("*(long *)0x602A,x","eCANA CANTIOC");
+    GEL_WatchAdd("*(long *)0x602C,x","eCANA CANRIOC");
+    GEL_WatchAdd("*(long *)0x602E,x","eCANA CANLNT");
+    GEL_WatchAdd("*(long *)0x6030,x","eCANA CANTOC");
+    GEL_WatchAdd("*(long *)0x6032,x","eCANA CANTOS");
+}
+hotmenu eCAN_A_Mailbox_0_to_1_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6040,x","eCANA LAM0");
+    GEL_WatchAdd("*(long *)0x6080,x","eCANA MOTS0");
+    GEL_WatchAdd("*(long *)0x60C0,x","eCANA MOTO0");
+    GEL_WatchAdd("*(long *)0x6100,x","eCANA MID0");
+    GEL_WatchAdd("*(long *)0x6102,x","eCANA MCF0");
+    GEL_WatchAdd("*(long *)0x6104,x","eCANA MDL0");
+    GEL_WatchAdd("*(long *)0x6106,x","eCANA MDH0");
+    
+    GEL_WatchAdd("*(long *)0x6042,x","eCANA LAM1");
+    GEL_WatchAdd("*(long *)0x6082,x","eCANA MOTS1");
+    GEL_WatchAdd("*(long *)0x60C2,x","eCANA MOTO1");
+    GEL_WatchAdd("*(long *)0x6108,x","eCANA MID1");
+    GEL_WatchAdd("*(long *)0x610A,x","eCANA MCF1");
+    GEL_WatchAdd("*(long *)0x610C,x","eCANA MDL1");
+    GEL_WatchAdd("*(long *)0x610E,x","eCANA MDH1");
+}
+hotmenu eCAN_A_Mailbox_2_to_3_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6044,x","eCANA LAM2");
+    GEL_WatchAdd("*(long *)0x6084,x","eCANA MOTS2");
+    GEL_WatchAdd("*(long *)0x60C4,x","eCANA MOTO2");
+    GEL_WatchAdd("*(long *)0x6110,x","eCANA MID2");
+    GEL_WatchAdd("*(long *)0x6112,x","eCANA MCF2");
+    GEL_WatchAdd("*(long *)0x6114,x","eCANA MDL2");
+    GEL_WatchAdd("*(long *)0x6116,x","eCANA MDH2");
+
+    GEL_WatchAdd("*(long *)0x6046,x","eCANA LAM3");
+    GEL_WatchAdd("*(long *)0x6086,x","eCANA MOTS3");
+    GEL_WatchAdd("*(long *)0x60C6,x","eCANA MOTO3");
+    GEL_WatchAdd("*(long *)0x6118,x","eCANA MID3");
+    GEL_WatchAdd("*(long *)0x611A,x","eCANA MCF3");
+    GEL_WatchAdd("*(long *)0x611C,x","eCANA MDL3");
+    GEL_WatchAdd("*(long *)0x611E,x","eCANA MDH3");
+}
+hotmenu eCAN_A_Mailbox_4_to_5_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6048,x","eCANA LAM4");
+    GEL_WatchAdd("*(long *)0x6088,x","eCANA MOTS4");
+    GEL_WatchAdd("*(long *)0x60C8,x","eCANA MOTO4");
+    GEL_WatchAdd("*(long *)0x6120,x","eCANA MID4");
+    GEL_WatchAdd("*(long *)0x6122,x","eCANA MCF4");
+    GEL_WatchAdd("*(long *)0x6124,x","eCANA MDL4");
+    GEL_WatchAdd("*(long *)0x6126,x","eCANA MDH4");
+    
+    GEL_WatchAdd("*(long *)0x604A,x","eCANA LAM5");
+    GEL_WatchAdd("*(long *)0x608A,x","eCANA MOTS5");
+    GEL_WatchAdd("*(long *)0x60CA,x","eCANA MOTO5");
+    GEL_WatchAdd("*(long *)0x6128,x","eCANA MID5");
+    GEL_WatchAdd("*(long *)0x612A,x","eCANA MCF5");
+    GEL_WatchAdd("*(long *)0x612C,x","eCANA MDL5");
+    GEL_WatchAdd("*(long *)0x612E,x","eCANA MDH5");
+}
+hotmenu eCAN_A_Mailbox_6_to_7_Regs()
+{
+    GEL_WatchAdd("*(long *)0x604C,x","eCANA LAM6");
+    GEL_WatchAdd("*(long *)0x608C,x","eCANA MOTS6");
+    GEL_WatchAdd("*(long *)0x60CC,x","eCANA MOTO6");
+    GEL_WatchAdd("*(long *)0x6130,x","eCANA MID6");
+    GEL_WatchAdd("*(long *)0x6132,x","eCANA MCF6");
+    GEL_WatchAdd("*(long *)0x6134,x","eCANA MDL6");
+    GEL_WatchAdd("*(long *)0x6136,x","eCANA MDH6");
+    
+    GEL_WatchAdd("*(long *)0x604E,x","eCANA LAM7");
+    GEL_WatchAdd("*(long *)0x608E,x","eCANA MOTS7");
+    GEL_WatchAdd("*(long *)0x60CE,x","eCANA MOTO7");
+    GEL_WatchAdd("*(long *)0x6138,x","eCANA MID7");
+    GEL_WatchAdd("*(long *)0x613A,x","eCANA MCF7");
+    GEL_WatchAdd("*(long *)0x613C,x","eCANA MDL7");
+    GEL_WatchAdd("*(long *)0x613E,x","eCANA MDH7");
+}
+hotmenu eCAN_A_Mailbox_8_to_9_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6050,x","eCANA LAM8");
+    GEL_WatchAdd("*(long *)0x6090,x","eCANA MOTS8");
+    GEL_WatchAdd("*(long *)0x60D0,x","eCANA MOTO8");
+    GEL_WatchAdd("*(long *)0x6140,x","eCANA MID8");
+    GEL_WatchAdd("*(long *)0x6142,x","eCANA MCF8");
+    GEL_WatchAdd("*(long *)0x6144,x","eCANA MDL8");
+    GEL_WatchAdd("*(long *)0x6146,x","eCANA MDH8");
+
+    GEL_WatchAdd("*(long *)0x6052,x","eCANA LAM9");
+    GEL_WatchAdd("*(long *)0x6092,x","eCANA MOTS9");
+    GEL_WatchAdd("*(long *)0x60D2,x","eCANA MOTO9");
+    GEL_WatchAdd("*(long *)0x6148,x","eCANA MID9");
+    GEL_WatchAdd("*(long *)0x614A,x","eCANA MCF9");
+    GEL_WatchAdd("*(long *)0x614C,x","eCANA MDL9");
+    GEL_WatchAdd("*(long *)0x614E,x","eCANA MDH9");
+}
+hotmenu eCAN_A_Mailbox_10_to_11_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6054,x","eCANA LAM10");
+    GEL_WatchAdd("*(long *)0x6094,x","eCANA MOTS10");
+    GEL_WatchAdd("*(long *)0x60D4,x","eCANA MOTO10");
+    GEL_WatchAdd("*(long *)0x6150,x","eCANA MID10");
+    GEL_WatchAdd("*(long *)0x6152,x","eCANA MCF10");
+    GEL_WatchAdd("*(long *)0x6154,x","eCANA MDL10");
+    GEL_WatchAdd("*(long *)0x6156,x","eCANA MDH10");
+
+    GEL_WatchAdd("*(long *)0x6056,x","eCANA LAM11");
+    GEL_WatchAdd("*(long *)0x6096,x","eCANA MOTS11");
+    GEL_WatchAdd("*(long *)0x60D6,x","eCANA MOTO11");
+    GEL_WatchAdd("*(long *)0x6158,x","eCANA MID11");
+    GEL_WatchAdd("*(long *)0x615A,x","eCANA MCF11");
+    GEL_WatchAdd("*(long *)0x615C,x","eCANA MDL11");
+    GEL_WatchAdd("*(long *)0x615E,x","eCANA MDH11");
+}
+hotmenu eCAN_A_Mailbox_12_to_13_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6058,x","eCANA LAM12");
+    GEL_WatchAdd("*(long *)0x6098,x","eCANA MOTS12");
+    GEL_WatchAdd("*(long *)0x60D8,x","eCANA MOTO12");
+    GEL_WatchAdd("*(long *)0x6160,x","eCANA MID12");
+    GEL_WatchAdd("*(long *)0x6162,x","eCANA MCF12");
+    GEL_WatchAdd("*(long *)0x6164,x","eCANA MDL12");
+    GEL_WatchAdd("*(long *)0x6166,x","eCANA MDH12");
+    
+    GEL_WatchAdd("*(long *)0x605A,x","eCANA LAM13");
+    GEL_WatchAdd("*(long *)0x609A,x","eCANA MOTS13");
+    GEL_WatchAdd("*(long *)0x60DA,x","eCANA MOTO13");
+    GEL_WatchAdd("*(long *)0x6168,x","eCANA MID13");
+    GEL_WatchAdd("*(long *)0x616A,x","eCANA MCF13");
+    GEL_WatchAdd("*(long *)0x616C,x","eCANA MDL13");
+    GEL_WatchAdd("*(long *)0x616E,x","eCANA MDH13");
+}
+hotmenu eCAN_A_Mailbox_14_to_15_Regs()
+{
+    GEL_WatchAdd("*(long *)0x605C,x","eCANA LAM14");
+    GEL_WatchAdd("*(long *)0x609C,x","eCANA MOTS14");
+    GEL_WatchAdd("*(long *)0x60DC,x","eCANA MOTO14");
+    GEL_WatchAdd("*(long *)0x6170,x","eCANA MID14");
+    GEL_WatchAdd("*(long *)0x6172,x","eCANA MCF14");
+    GEL_WatchAdd("*(long *)0x6174,x","eCANA MDL14");
+    GEL_WatchAdd("*(long *)0x6176,x","eCANA MDH14");
+    
+    GEL_WatchAdd("*(long *)0x605E,x","eCANA LAM15");
+    GEL_WatchAdd("*(long *)0x609E,x","eCANA MOTS15");
+    GEL_WatchAdd("*(long *)0x60DE,x","eCANA MOTO15");
+    GEL_WatchAdd("*(long *)0x6178,x","eCANA MID15");
+    GEL_WatchAdd("*(long *)0x617A,x","eCANA MCF15");
+    GEL_WatchAdd("*(long *)0x617C,x","eCANA MDL15");
+    GEL_WatchAdd("*(long *)0x617E,x","eCANA MDH15");
+}
+hotmenu eCAN_A_Mailbox_16_to_17_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6060,x","eCANA LAM16");
+    GEL_WatchAdd("*(long *)0x60A0,x","eCANA MOTS16");
+    GEL_WatchAdd("*(long *)0x60E0,x","eCANA MOTO16");
+    GEL_WatchAdd("*(long *)0x6180,x","eCANA MID16");
+    GEL_WatchAdd("*(long *)0x6182,x","eCANA MCF16");
+    GEL_WatchAdd("*(long *)0x6184,x","eCANA MDL16");
+    GEL_WatchAdd("*(long *)0x6186,x","eCANA MDH16");
+
+    GEL_WatchAdd("*(long *)0x6062,x","eCANA LAM17");
+    GEL_WatchAdd("*(long *)0x60A2,x","eCANA MOTS17");
+    GEL_WatchAdd("*(long *)0x60E2,x","eCANA MOTO17");
+    GEL_WatchAdd("*(long *)0x6188,x","eCANA MID17");
+    GEL_WatchAdd("*(long *)0x618A,x","eCANA MCF17");
+    GEL_WatchAdd("*(long *)0x618C,x","eCANA MDL17");
+    GEL_WatchAdd("*(long *)0x618E,x","eCANA MDH17");
+}
+hotmenu eCAN_A_Mailbox_18_to_19_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6064,x","eCANA LAM18");
+    GEL_WatchAdd("*(long *)0x60A4,x","eCANA MOTS18");
+    GEL_WatchAdd("*(long *)0x60E4,x","eCANA MOTO18");
+    GEL_WatchAdd("*(long *)0x6190,x","eCANA MID18");
+    GEL_WatchAdd("*(long *)0x6192,x","eCANA MCF18");
+    GEL_WatchAdd("*(long *)0x6194,x","eCANA MDL18");
+    GEL_WatchAdd("*(long *)0x6196,x","eCANA MDH18");
+
+    GEL_WatchAdd("*(long *)0x6066,x","eCANA LAM19");
+    GEL_WatchAdd("*(long *)0x60A6,x","eCANA MOTS19");
+    GEL_WatchAdd("*(long *)0x60E6,x","eCANA MOTO19");
+    GEL_WatchAdd("*(long *)0x6198,x","eCANA MID19");
+    GEL_WatchAdd("*(long *)0x619A,x","eCANA MCF19");
+    GEL_WatchAdd("*(long *)0x619C,x","eCANA MDL19");
+    GEL_WatchAdd("*(long *)0x619E,x","eCANA MDH19");
+}
+hotmenu eCAN_A_Mailbox_20_to_21_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6068,x","eCANA LAM20");
+    GEL_WatchAdd("*(long *)0x60A8,x","eCANA MOTS20");
+    GEL_WatchAdd("*(long *)0x60E8,x","eCANA MOTO20");
+    GEL_WatchAdd("*(long *)0x61A0,x","eCANA MID20");
+    GEL_WatchAdd("*(long *)0x61A2,x","eCANA MCF20");
+    GEL_WatchAdd("*(long *)0x61A4,x","eCANA MDL20");
+    GEL_WatchAdd("*(long *)0x61A6,x","eCANA MDH20");
+    
+    GEL_WatchAdd("*(long *)0x606A,x","eCANA LAM21");
+    GEL_WatchAdd("*(long *)0x60AA,x","eCANA MOTS21");
+    GEL_WatchAdd("*(long *)0x60EA,x","eCANA MOTO21");
+    GEL_WatchAdd("*(long *)0x61A8,x","eCANA MID21");
+    GEL_WatchAdd("*(long *)0x61AA,x","eCANA MCF21");
+    GEL_WatchAdd("*(long *)0x61AC,x","eCANA MDL21");
+    GEL_WatchAdd("*(long *)0x61AE,x","eCANA MDH21");
+}
+hotmenu eCAN_A_Mailbox_22_to_23_Regs()
+{
+    GEL_WatchAdd("*(long *)0x606C,x","eCANA LAM22");
+    GEL_WatchAdd("*(long *)0x60AC,x","eCANA MOTS22");
+    GEL_WatchAdd("*(long *)0x60EC,x","eCANA MOTO22");
+    GEL_WatchAdd("*(long *)0x61B0,x","eCANA MID22");
+    GEL_WatchAdd("*(long *)0x61B2,x","eCANA MCF22");
+    GEL_WatchAdd("*(long *)0x61B4,x","eCANA MDL22");
+    GEL_WatchAdd("*(long *)0x61B6,x","eCANA MDH22");
+
+    GEL_WatchAdd("*(long *)0x606E,x","eCANA LAM23");
+    GEL_WatchAdd("*(long *)0x60AE,x","eCANA MOTS23");
+    GEL_WatchAdd("*(long *)0x60EE,x","eCANA MOTO23");
+    GEL_WatchAdd("*(long *)0x61B8,x","eCANA MID23");
+    GEL_WatchAdd("*(long *)0x61BA,x","eCANA MCF23");
+    GEL_WatchAdd("*(long *)0x61BC,x","eCANA MDL23");
+    GEL_WatchAdd("*(long *)0x61BE,x","eCANA MDH23");
+}
+hotmenu eCAN_A_Mailbox_24_to_25_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6070,x","eCANA LAM24");
+    GEL_WatchAdd("*(long *)0x60B0,x","eCANA MOTS24");
+    GEL_WatchAdd("*(long *)0x60F0,x","eCANA MOTO24");
+    GEL_WatchAdd("*(long *)0x61C0,x","eCANA MID24");
+    GEL_WatchAdd("*(long *)0x61C2,x","eCANA MCF24");
+    GEL_WatchAdd("*(long *)0x61C4,x","eCANA MDL24");
+    GEL_WatchAdd("*(long *)0x61C6,x","eCANA MDH24");
+
+    GEL_WatchAdd("*(long *)0x6072,x","eCANA LAM25");
+    GEL_WatchAdd("*(long *)0x60B2,x","eCANA MOTS25");
+    GEL_WatchAdd("*(long *)0x60F2,x","eCANA MOTO25");
+    GEL_WatchAdd("*(long *)0x61C8,x","eCANA MID25");
+    GEL_WatchAdd("*(long *)0x61CA,x","eCANA MCF25");
+    GEL_WatchAdd("*(long *)0x61CC,x","eCANA MDL25");
+    GEL_WatchAdd("*(long *)0x61CE,x","eCANA MDH25");
+}
+hotmenu eCAN_A_Mailbox_26_to_27_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6074,x","eCANA LAM26");
+    GEL_WatchAdd("*(long *)0x60B4,x","eCANA MOTS26");
+    GEL_WatchAdd("*(long *)0x60F4,x","eCANA MOTO26");
+    GEL_WatchAdd("*(long *)0x61D0,x","eCANA MID26");
+    GEL_WatchAdd("*(long *)0x61D2,x","eCANA MCF26");
+    GEL_WatchAdd("*(long *)0x61D4,x","eCANA MDL26");
+    GEL_WatchAdd("*(long *)0x61D6,x","eCANA MDH26");
+
+    GEL_WatchAdd("*(long *)0x6076,x","eCANA LAM27");
+    GEL_WatchAdd("*(long *)0x60B6,x","eCANA MOTS27");
+    GEL_WatchAdd("*(long *)0x60F6,x","eCANA MOTO27");
+    GEL_WatchAdd("*(long *)0x61D8,x","eCANA MID27");
+    GEL_WatchAdd("*(long *)0x61DA,x","eCANA MCF27");
+    GEL_WatchAdd("*(long *)0x61DC,x","eCANA MDL27");
+    GEL_WatchAdd("*(long *)0x61DE,x","eCANA MDH27");
+}
+hotmenu eCAN_A_Mailbox_28_to_29_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6078,x","eCANA LAM28");
+    GEL_WatchAdd("*(long *)0x60B8,x","eCANA MOTS28");
+    GEL_WatchAdd("*(long *)0x60F8,x","eCANA MOTO28");
+    GEL_WatchAdd("*(long *)0x61E0,x","eCANA MID28");
+    GEL_WatchAdd("*(long *)0x61E2,x","eCANA MCF28");
+    GEL_WatchAdd("*(long *)0x61E4,x","eCANA MDL28");
+    GEL_WatchAdd("*(long *)0x61E6,x","eCANA MDH28");
+
+    GEL_WatchAdd("*(long *)0x607A,x","eCANA LAM29");
+    GEL_WatchAdd("*(long *)0x60BA,x","eCANA MOTS29");
+    GEL_WatchAdd("*(long *)0x60FA,x","eCANA MOTO29");
+    GEL_WatchAdd("*(long *)0x61E8,x","eCANA MID29");
+    GEL_WatchAdd("*(long *)0x61EA,x","eCANA MCF29");
+    GEL_WatchAdd("*(long *)0x61EC,x","eCANA MDL29");
+    GEL_WatchAdd("*(long *)0x61EE,x","eCANA MDH29");
+}
+hotmenu eCAN_A_Mailbox_30_to_31_Regs()
+{
+    GEL_WatchAdd("*(long *)0x607C,x","eCANA LAM30");
+    GEL_WatchAdd("*(long *)0x60BC,x","eCANA MOTS30");
+    GEL_WatchAdd("*(long *)0x60FC,x","eCANA MOTO30");
+    GEL_WatchAdd("*(long *)0x61F0,x","eCANA MID30");
+    GEL_WatchAdd("*(long *)0x61F2,x","eCANA MCF30");
+    GEL_WatchAdd("*(long *)0x61F4,x","eCANA MDL30");
+    GEL_WatchAdd("*(long *)0x61F6,x","eCANA MDH30");
+
+    GEL_WatchAdd("*(long *)0x607E,x","eCANA LAM31");
+    GEL_WatchAdd("*(long *)0x60BE,x","eCANA MOTS31");
+    GEL_WatchAdd("*(long *)0x60FE,x","eCANA MOTO31");
+    GEL_WatchAdd("*(long *)0x61F8,x","eCANA MID31");
+    GEL_WatchAdd("*(long *)0x61FA,x","eCANA MCF31");
+    GEL_WatchAdd("*(long *)0x61FC,x","eCANA MDL31");
+    GEL_WatchAdd("*(long *)0x61FE,x","eCANA MDH31");
+}
+hotmenu eCAN_B_Global_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6200,x","eCANB CANME");
+    GEL_WatchAdd("*(long *)0x6202,x","eCANB CANMD");
+    GEL_WatchAdd("*(long *)0x6204,x","eCANB CANTRS");
+    GEL_WatchAdd("*(long *)0x6206,x","eCANB CANTRR");
+    GEL_WatchAdd("*(long *)0x6208,x","eCANB CANTA");
+    GEL_WatchAdd("*(long *)0x620A,x","eCANB CANAA");
+    GEL_WatchAdd("*(long *)0x620C,x","eCANB CANRMP");
+    GEL_WatchAdd("*(long *)0x620E,x","eCANB CANRML");
+    GEL_WatchAdd("*(long *)0x6210,x","eCANB CANRFP");
+    GEL_WatchAdd("*(long *)0x6214,x","eCANB CANMC");
+    GEL_WatchAdd("*(long *)0x6216,x","eCANB CANBTC");
+    GEL_WatchAdd("*(long *)0x6218,x","eCANB CANES");
+    GEL_WatchAdd("*(long *)0x621A,x","eCANB CANTEC");
+    GEL_WatchAdd("*(long *)0x621C,x","eCANB CANREC");
+    GEL_WatchAdd("*(long *)0x621E,x","eCANB CANGIF0");
+    GEL_WatchAdd("*(long *)0x6220,x","eCANB CANGIM");
+    GEL_WatchAdd("*(long *)0x6222,x","eCANB CANGIF1");
+    GEL_WatchAdd("*(long *)0x6224,x","eCANB CANMIM");
+    GEL_WatchAdd("*(long *)0x6226,x","eCANB CANMIL");
+    GEL_WatchAdd("*(long *)0x6228,x","eCANB CANOPC");
+    GEL_WatchAdd("*(long *)0x622A,x","eCANB CANTIOC");
+    GEL_WatchAdd("*(long *)0x622C,x","eCANB CANRIOC");
+    GEL_WatchAdd("*(long *)0x622E,x","eCANB CANLNT");
+    GEL_WatchAdd("*(long *)0x6230,x","eCANB CANTOC");
+    GEL_WatchAdd("*(long *)0x6232,x","eCANB CANTOS");
+}
+hotmenu eCAN_B_Mailbox_0_to_1_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6240,x","eCANB LAM0");
+    GEL_WatchAdd("*(long *)0x6280,x","eCANB MOTS0");
+    GEL_WatchAdd("*(long *)0x62C0,x","eCANB MOTO0");
+    GEL_WatchAdd("*(long *)0x6300,x","eCANB MID0");
+    GEL_WatchAdd("*(long *)0x6302,x","eCANB MCF0");
+    GEL_WatchAdd("*(long *)0x6304,x","eCANB MDL0");
+    GEL_WatchAdd("*(long *)0x6306,x","eCANB MDH0");
+
+    GEL_WatchAdd("*(long *)0x6242,x","eCANB LAM1");
+    GEL_WatchAdd("*(long *)0x6282,x","eCANB MOTS1");
+    GEL_WatchAdd("*(long *)0x62C2,x","eCANB MOTO1");
+    GEL_WatchAdd("*(long *)0x6308,x","eCANB MID1");
+    GEL_WatchAdd("*(long *)0x630A,x","eCANB MCF1");
+    GEL_WatchAdd("*(long *)0x630C,x","eCANB MDL1");
+    GEL_WatchAdd("*(long *)0x630E,x","eCANB MDH1");
+}
+hotmenu eCAN_B_Mailbox_2_to_3_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6244,x","eCANB LAM2");
+    GEL_WatchAdd("*(long *)0x6284,x","eCANB MOTS2");
+    GEL_WatchAdd("*(long *)0x62C4,x","eCANB MOTO2");
+    GEL_WatchAdd("*(long *)0x6310,x","eCANB MID2");
+    GEL_WatchAdd("*(long *)0x6312,x","eCANB MCF2");
+    GEL_WatchAdd("*(long *)0x6314,x","eCANB MDL2");
+    GEL_WatchAdd("*(long *)0x6316,x","eCANB MDH2");
+
+    GEL_WatchAdd("*(long *)0x6246,x","eCANB LAM3");
+    GEL_WatchAdd("*(long *)0x6286,x","eCANB MOTS3");
+    GEL_WatchAdd("*(long *)0x62C6,x","eCANB MOTO3");
+    GEL_WatchAdd("*(long *)0x6318,x","eCANB MID3");
+    GEL_WatchAdd("*(long *)0x631A,x","eCANB MCF3");
+    GEL_WatchAdd("*(long *)0x631C,x","eCANB MDL3");
+    GEL_WatchAdd("*(long *)0x631E,x","eCANB MDH3");
+}
+hotmenu eCAN_B_Mailbox_4_to_5_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6248,x","eCANB LAM4");
+    GEL_WatchAdd("*(long *)0x6288,x","eCANB MOTS4");
+    GEL_WatchAdd("*(long *)0x62C8,x","eCANB MOTO4");
+    GEL_WatchAdd("*(long *)0x6320,x","eCANB MID4");
+    GEL_WatchAdd("*(long *)0x6322,x","eCANB MCF4");
+    GEL_WatchAdd("*(long *)0x6324,x","eCANB MDL4");
+    GEL_WatchAdd("*(long *)0x6326,x","eCANB MDH4");
+
+    GEL_WatchAdd("*(long *)0x624A,x","eCANB LAM5");
+    GEL_WatchAdd("*(long *)0x628A,x","eCANB MOTS5");
+    GEL_WatchAdd("*(long *)0x62CA,x","eCANB MOTO5");
+    GEL_WatchAdd("*(long *)0x6328,x","eCANB MID5");
+    GEL_WatchAdd("*(long *)0x632A,x","eCANB MCF5");
+    GEL_WatchAdd("*(long *)0x632C,x","eCANB MDL5");
+    GEL_WatchAdd("*(long *)0x632E,x","eCANB MDH5");
+}
+hotmenu eCAN_B_Mailbox_6_to_7_Regs()
+{
+    GEL_WatchAdd("*(long *)0x624C,x","eCANB LAM6");
+    GEL_WatchAdd("*(long *)0x628C,x","eCANB MOTS6");
+    GEL_WatchAdd("*(long *)0x62CC,x","eCANB MOTO6");
+    GEL_WatchAdd("*(long *)0x6330,x","eCANB MID6");
+    GEL_WatchAdd("*(long *)0x6332,x","eCANB MCF6");
+    GEL_WatchAdd("*(long *)0x6334,x","eCANB MDL6");
+    GEL_WatchAdd("*(long *)0x6336,x","eCANB MDH6");
+
+    GEL_WatchAdd("*(long *)0x624E,x","eCANB LAM7");
+    GEL_WatchAdd("*(long *)0x628E,x","eCANB MOTS7");
+    GEL_WatchAdd("*(long *)0x62CE,x","eCANB MOTO7");
+    GEL_WatchAdd("*(long *)0x6338,x","eCANB MID7");
+    GEL_WatchAdd("*(long *)0x633A,x","eCANB MCF7");
+    GEL_WatchAdd("*(long *)0x633C,x","eCANB MDL7");
+    GEL_WatchAdd("*(long *)0x633E,x","eCANB MDH7");
+}
+hotmenu eCAN_B_Mailbox_8_to_9_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6250,x","eCANB LAM8");
+    GEL_WatchAdd("*(long *)0x6290,x","eCANB MOTS8");
+    GEL_WatchAdd("*(long *)0x62D0,x","eCANB MOTO8");
+    GEL_WatchAdd("*(long *)0x6340,x","eCANB MID8");
+    GEL_WatchAdd("*(long *)0x6342,x","eCANB MCF8");
+    GEL_WatchAdd("*(long *)0x6344,x","eCANB MDL8");
+    GEL_WatchAdd("*(long *)0x6346,x","eCANB MDH8");
+
+    GEL_WatchAdd("*(long *)0x6252,x","eCANB LAM9");
+    GEL_WatchAdd("*(long *)0x6292,x","eCANB MOTS9");
+    GEL_WatchAdd("*(long *)0x62D2,x","eCANB MOTO9");
+    GEL_WatchAdd("*(long *)0x6348,x","eCANB MID9");
+    GEL_WatchAdd("*(long *)0x634A,x","eCANB MCF9");
+    GEL_WatchAdd("*(long *)0x634C,x","eCANB MDL9");
+    GEL_WatchAdd("*(long *)0x634E,x","eCANB MDH9");
+}
+hotmenu eCAN_B_Mailbox_10_to_11_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6254,x","eCANB LAM10");
+    GEL_WatchAdd("*(long *)0x6294,x","eCANB MOTS10");
+    GEL_WatchAdd("*(long *)0x62D4,x","eCANB MOTO10");
+    GEL_WatchAdd("*(long *)0x6350,x","eCANB MID10");
+    GEL_WatchAdd("*(long *)0x6352,x","eCANB MCF10");
+    GEL_WatchAdd("*(long *)0x6354,x","eCANB MDL10");
+    GEL_WatchAdd("*(long *)0x6356,x","eCANB MDH10");
+
+    GEL_WatchAdd("*(long *)0x6256,x","eCANB LAM11");
+    GEL_WatchAdd("*(long *)0x6296,x","eCANB MOTS11");
+    GEL_WatchAdd("*(long *)0x62D6,x","eCANB MOTO11");
+    GEL_WatchAdd("*(long *)0x6358,x","eCANB MID11");
+    GEL_WatchAdd("*(long *)0x635A,x","eCANB MCF11");
+    GEL_WatchAdd("*(long *)0x635C,x","eCANB MDL11");
+    GEL_WatchAdd("*(long *)0x635E,x","eCANB MDH11");
+}
+hotmenu eCAN_B_Mailbox_12_to_13_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6258,x","eCANB LAM12");
+    GEL_WatchAdd("*(long *)0x6298,x","eCANB MOTS12");
+    GEL_WatchAdd("*(long *)0x62D8,x","eCANB MOTO12");
+    GEL_WatchAdd("*(long *)0x6360,x","eCANB MID12");
+    GEL_WatchAdd("*(long *)0x6362,x","eCANB MCF12");
+    GEL_WatchAdd("*(long *)0x6364,x","eCANB MDL12");
+    GEL_WatchAdd("*(long *)0x6366,x","eCANB MDH12");
+
+    GEL_WatchAdd("*(long *)0x625A,x","eCANB LAM13");
+    GEL_WatchAdd("*(long *)0x629A,x","eCANB MOTS13");
+    GEL_WatchAdd("*(long *)0x62DA,x","eCANB MOTO13");
+    GEL_WatchAdd("*(long *)0x6368,x","eCANB MID13");
+    GEL_WatchAdd("*(long *)0x636A,x","eCANB MCF13");
+    GEL_WatchAdd("*(long *)0x636C,x","eCANB MDL13");
+    GEL_WatchAdd("*(long *)0x636E,x","eCANB MDH13");
+}
+hotmenu eCAN_B_Mailbox_14_to_15_Regs()
+{
+    GEL_WatchAdd("*(long *)0x625C,x","eCANB LAM14");
+    GEL_WatchAdd("*(long *)0x629C,x","eCANB MOTS14");
+    GEL_WatchAdd("*(long *)0x62DC,x","eCANB MOTO14");
+    GEL_WatchAdd("*(long *)0x6370,x","eCANB MID14");
+    GEL_WatchAdd("*(long *)0x6372,x","eCANB MCF14");
+    GEL_WatchAdd("*(long *)0x6374,x","eCANB MDL14");
+    GEL_WatchAdd("*(long *)0x6376,x","eCANB MDH14");
+
+    GEL_WatchAdd("*(long *)0x625E,x","eCANB LAM15");
+    GEL_WatchAdd("*(long *)0x629E,x","eCANB MOTS15");
+    GEL_WatchAdd("*(long *)0x62DE,x","eCANB MOTO15");
+    GEL_WatchAdd("*(long *)0x6378,x","eCANB MID15");
+    GEL_WatchAdd("*(long *)0x637A,x","eCANB MCF15");
+    GEL_WatchAdd("*(long *)0x637C,x","eCANB MDL15");
+    GEL_WatchAdd("*(long *)0x637E,x","eCANB MDH15");
+}
+hotmenu eCAN_B_Mailbox_16_to_17_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6260,x","eCANB LAM16");
+    GEL_WatchAdd("*(long *)0x62A0,x","eCANB MOTS16");
+    GEL_WatchAdd("*(long *)0x62E0,x","eCANB MOTO16");
+    GEL_WatchAdd("*(long *)0x6380,x","eCANB MID16");
+    GEL_WatchAdd("*(long *)0x6382,x","eCANB MCF16");
+    GEL_WatchAdd("*(long *)0x6384,x","eCANB MDL16");
+    GEL_WatchAdd("*(long *)0x6386,x","eCANB MDH16");
+
+    GEL_WatchAdd("*(long *)0x6262,x","eCANB LAM17");
+    GEL_WatchAdd("*(long *)0x62A2,x","eCANB MOTS17");
+    GEL_WatchAdd("*(long *)0x62E2,x","eCANB MOTO17");
+    GEL_WatchAdd("*(long *)0x6388,x","eCANB MID17");
+    GEL_WatchAdd("*(long *)0x638A,x","eCANB MCF17");
+    GEL_WatchAdd("*(long *)0x638C,x","eCANB MDL17");
+    GEL_WatchAdd("*(long *)0x638E,x","eCANB MDH17");
+}
+hotmenu eCAN_B_Mailbox_18_to_19_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6264,x","eCANB LAM18");
+    GEL_WatchAdd("*(long *)0x62A4,x","eCANB MOTS18");
+    GEL_WatchAdd("*(long *)0x62E4,x","eCANB MOTO18");
+    GEL_WatchAdd("*(long *)0x6390,x","eCANB MID18");
+    GEL_WatchAdd("*(long *)0x6392,x","eCANB MCF18");
+    GEL_WatchAdd("*(long *)0x6394,x","eCANB MDL18");
+    GEL_WatchAdd("*(long *)0x6396,x","eCANB MDH18");
+
+    GEL_WatchAdd("*(long *)0x6266,x","eCANB LAM19");
+    GEL_WatchAdd("*(long *)0x62A6,x","eCANB MOTS19");
+    GEL_WatchAdd("*(long *)0x62E6,x","eCANB MOTO19");
+    GEL_WatchAdd("*(long *)0x6398,x","eCANB MID19");
+    GEL_WatchAdd("*(long *)0x639A,x","eCANB MCF19");
+    GEL_WatchAdd("*(long *)0x639C,x","eCANB MDL19");
+    GEL_WatchAdd("*(long *)0x639E,x","eCANB MDH19");
+}
+hotmenu eCAN_B_Mailbox_20_to_21_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6268,x","eCANB LAM20");
+    GEL_WatchAdd("*(long *)0x62A8,x","eCANB MOTS20");
+    GEL_WatchAdd("*(long *)0x62E8,x","eCANB MOTO20");
+    GEL_WatchAdd("*(long *)0x63A0,x","eCANB MID20");
+    GEL_WatchAdd("*(long *)0x63A2,x","eCANB MCF20");
+    GEL_WatchAdd("*(long *)0x63A4,x","eCANB MDL20");
+    GEL_WatchAdd("*(long *)0x63A6,x","eCANB MDH20");
+
+    GEL_WatchAdd("*(long *)0x626A,x","eCANB LAM21");
+    GEL_WatchAdd("*(long *)0x62AA,x","eCANB MOTS21");
+    GEL_WatchAdd("*(long *)0x62EA,x","eCANB MOTO21");
+    GEL_WatchAdd("*(long *)0x63A8,x","eCANB MID21");
+    GEL_WatchAdd("*(long *)0x63AA,x","eCANB MCF21");
+    GEL_WatchAdd("*(long *)0x63AC,x","eCANB MDL21");
+    GEL_WatchAdd("*(long *)0x63AE,x","eCANB MDH21");
+}
+hotmenu eCAN_B_Mailbox_22_to_23_Regs()
+{
+    GEL_WatchAdd("*(long *)0x626C,x","eCANB LAM22");
+    GEL_WatchAdd("*(long *)0x62AC,x","eCANB MOTS22");
+    GEL_WatchAdd("*(long *)0x62EC,x","eCANB MOTO22");
+    GEL_WatchAdd("*(long *)0x63B0,x","eCANB MID22");
+    GEL_WatchAdd("*(long *)0x63B2,x","eCANB MCF22");
+    GEL_WatchAdd("*(long *)0x63B4,x","eCANB MDL22");
+    GEL_WatchAdd("*(long *)0x63B6,x","eCANB MDH22");
+
+    GEL_WatchAdd("*(long *)0x626E,x","eCANB LAM23");
+    GEL_WatchAdd("*(long *)0x62AE,x","eCANB MOTS23");
+    GEL_WatchAdd("*(long *)0x62EE,x","eCANB MOTO23");
+    GEL_WatchAdd("*(long *)0x63B8,x","eCANB MID23");
+    GEL_WatchAdd("*(long *)0x63BA,x","eCANB MCF23");
+    GEL_WatchAdd("*(long *)0x63BC,x","eCANB MDL23");
+    GEL_WatchAdd("*(long *)0x63BE,x","eCANB MDH23");
+}
+hotmenu eCAN_B_Mailbox_24_to_25_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6270,x","eCANB LAM24");
+    GEL_WatchAdd("*(long *)0x62B0,x","eCANB MOTS24");
+    GEL_WatchAdd("*(long *)0x62F0,x","eCANB MOTO24");
+    GEL_WatchAdd("*(long *)0x63C0,x","eCANB MID24");
+    GEL_WatchAdd("*(long *)0x63C2,x","eCANB MCF24");
+    GEL_WatchAdd("*(long *)0x63C4,x","eCANB MDL24");
+    GEL_WatchAdd("*(long *)0x63C6,x","eCANB MDH24");
+
+    GEL_WatchAdd("*(long *)0x6272,x","eCANB LAM25");
+    GEL_WatchAdd("*(long *)0x62B2,x","eCANB MOTS25");
+    GEL_WatchAdd("*(long *)0x62F2,x","eCANB MOTO25");
+    GEL_WatchAdd("*(long *)0x63C8,x","eCANB MID25");
+    GEL_WatchAdd("*(long *)0x63CA,x","eCANB MCF25");
+    GEL_WatchAdd("*(long *)0x63CC,x","eCANB MDL25");
+    GEL_WatchAdd("*(long *)0x63CE,x","eCANB MDH25");
+}
+hotmenu eCAN_B_Mailbox_26_to_27_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6274,x","eCANB LAM26");
+    GEL_WatchAdd("*(long *)0x62B4,x","eCANB MOTS26");
+    GEL_WatchAdd("*(long *)0x62F4,x","eCANB MOTO26");
+    GEL_WatchAdd("*(long *)0x63D0,x","eCANB MID26");
+    GEL_WatchAdd("*(long *)0x63D2,x","eCANB MCF26");
+    GEL_WatchAdd("*(long *)0x63D4,x","eCANB MDL26");
+    GEL_WatchAdd("*(long *)0x63D6,x","eCANB MDH26");
+
+    GEL_WatchAdd("*(long *)0x6276,x","eCANB LAM27");
+    GEL_WatchAdd("*(long *)0x62B6,x","eCANB MOTS27");
+    GEL_WatchAdd("*(long *)0x62F6,x","eCANB MOTO27");
+    GEL_WatchAdd("*(long *)0x63D8,x","eCANB MID27");
+    GEL_WatchAdd("*(long *)0x63DA,x","eCANB MCF27");
+    GEL_WatchAdd("*(long *)0x63DC,x","eCANB MDL27");
+    GEL_WatchAdd("*(long *)0x63DE,x","eCANB MDH27");
+}
+hotmenu eCAN_B_Mailbox_28_to_29_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6278,x","eCANB LAM28");
+    GEL_WatchAdd("*(long *)0x62B8,x","eCANB MOTS28");
+    GEL_WatchAdd("*(long *)0x62F8,x","eCANB MOTO28");
+    GEL_WatchAdd("*(long *)0x63E0,x","eCANB MID28");
+    GEL_WatchAdd("*(long *)0x63E2,x","eCANB MCF28");
+    GEL_WatchAdd("*(long *)0x63E4,x","eCANB MDL28");
+    GEL_WatchAdd("*(long *)0x63E6,x","eCANB MDH28");
+
+    GEL_WatchAdd("*(long *)0x627A,x","eCANB LAM29");
+    GEL_WatchAdd("*(long *)0x62BA,x","eCANB MOTS29");
+    GEL_WatchAdd("*(long *)0x62FA,x","eCANB MOTO29");
+    GEL_WatchAdd("*(long *)0x63E8,x","eCANB MID29");
+    GEL_WatchAdd("*(long *)0x63EA,x","eCANB MCF29");
+    GEL_WatchAdd("*(long *)0x63EC,x","eCANB MDL29");
+    GEL_WatchAdd("*(long *)0x63EE,x","eCANB MDH29");
+}
+hotmenu eCAN_B_Mailbox_30_to_31_Regs()
+{
+    GEL_WatchAdd("*(long *)0x627C,x","eCANB LAM30");
+    GEL_WatchAdd("*(long *)0x62BC,x","eCANB MOTS30");
+    GEL_WatchAdd("*(long *)0x62FC,x","eCANB MOTO30");
+    GEL_WatchAdd("*(long *)0x63F0,x","eCANB MID30");
+    GEL_WatchAdd("*(long *)0x63F2,x","eCANB MCF30");
+    GEL_WatchAdd("*(long *)0x63F4,x","eCANB MDL30");
+    GEL_WatchAdd("*(long *)0x63F6,x","eCANB MDH30");
+
+    GEL_WatchAdd("*(long *)0x627E,x","eCANB LAM31");
+    GEL_WatchAdd("*(long *)0x62BE,x","eCANB MOTS31");
+    GEL_WatchAdd("*(long *)0x62FE,x","eCANB MOTO31");
+    GEL_WatchAdd("*(long *)0x63F8,x","eCANB MID31");
+    GEL_WatchAdd("*(long *)0x63FA,x","eCANB MCF31");
+    GEL_WatchAdd("*(long *)0x63FC,x","eCANB MDL31");
+    GEL_WatchAdd("*(long *)0x63FE,x","eCANB MDH31");
+}
+
+
+/********************************************************************/
+/* Enhanced Capture Registers                                       */
+/********************************************************************/
+menuitem "Watch eCAP Registers";
+
+hotmenu eCAP1_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6A00,x","eCAP1 TSCNT");
+    GEL_WatchAdd("*(long *)0x6A02,x","eCAP1 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6A04,x","eCAP1 CAP1");
+    GEL_WatchAdd("*(long *)0x6A06,x","eCAP1 CAP2");
+    GEL_WatchAdd("*(long *)0x6A08,x","eCAP1 CAP3");
+    GEL_WatchAdd("*(long *)0x6A0A,x","eCAP1 CAP4");
+    GEL_WatchAdd("*0x6A14,x","eCAP1 ECCTL1");
+    GEL_WatchAdd("*0x6A15,x","eCAP1 ECCTL2");
+    GEL_WatchAdd("*0x6A16,x","eCAP1 ECEINT");
+    GEL_WatchAdd("*0x6A17,x","eCAP1 ECFLG");
+    GEL_WatchAdd("*0x6A18,x","eCAP1 ECCLR");
+    GEL_WatchAdd("*0x6A19,x","eCAP1 ECFRC");
+}
+hotmenu eCAP2_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6A20,x","eCAP2 TSCNT");
+    GEL_WatchAdd("*(long *)0x6A22,x","eCAP2 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6A24,x","eCAP2 CAP1");
+    GEL_WatchAdd("*(long *)0x6A26,x","eCAP2 CAP2");
+    GEL_WatchAdd("*(long *)0x6A28,x","eCAP2 CAP3");
+    GEL_WatchAdd("*(long *)0x6A2A,x","eCAP2 CAP4");
+    GEL_WatchAdd("*0x6A34,x","eCAP2 ECCTL1");
+    GEL_WatchAdd("*0x6A35,x","eCAP2 ECCTL2");
+    GEL_WatchAdd("*0x6A36,x","eCAP2 ECEINT");
+    GEL_WatchAdd("*0x6A37,x","eCAP2 ECFLG");
+    GEL_WatchAdd("*0x6A38,x","eCAP2 ECCLR");
+    GEL_WatchAdd("*0x6A39,x","eCAP2 ECFRC");
+}
+hotmenu eCAP3_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6A40,x","eCAP3 TSCNT");
+    GEL_WatchAdd("*(long *)0x6A42,x","eCAP3 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6A44,x","eCAP3 CAP1");
+    GEL_WatchAdd("*(long *)0x6A46,x","eCAP3 CAP2");
+    GEL_WatchAdd("*(long *)0x6A48,x","eCAP3 CAP3");
+    GEL_WatchAdd("*(long *)0x6A4A,x","eCAP3 CAP4");
+    GEL_WatchAdd("*0x6A54,x","eCAP3 ECCTL1");
+    GEL_WatchAdd("*0x6A55,x","eCAP3 ECCTL2");
+    GEL_WatchAdd("*0x6A56,x","eCAP3 ECEINT");
+    GEL_WatchAdd("*0x6A57,x","eCAP3 ECFLG");
+    GEL_WatchAdd("*0x6A58,x","eCAP3 ECCLR");
+    GEL_WatchAdd("*0x6A59,x","eCAP3 ECFRC");
+}
+hotmenu eCAP4_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6A60,x","eCAP4 TSCNT");
+    GEL_WatchAdd("*(long *)0x6A62,x","eCAP4 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6A64,x","eCAP4 CAP1");
+    GEL_WatchAdd("*(long *)0x6A66,x","eCAP4 CAP2");
+    GEL_WatchAdd("*(long *)0x6A68,x","eCAP4 CAP3");
+    GEL_WatchAdd("*(long *)0x6A6A,x","eCAP4 CAP4");
+    GEL_WatchAdd("*0x6A74,x","eCAP4 ECCTL1");
+    GEL_WatchAdd("*0x6A75,x","eCAP4 ECCTL2");
+    GEL_WatchAdd("*0x6A76,x","eCAP4 ECEINT");
+    GEL_WatchAdd("*0x6A77,x","eCAP4 ECFLG");
+    GEL_WatchAdd("*0x6A78,x","eCAP4 ECCLR");
+    GEL_WatchAdd("*0x6A79,x","eCAP4 ECFRC");
+}
+hotmenu eCAP5_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6A80,x","eCAP5 TSCNT");
+    GEL_WatchAdd("*(long *)0x6A82,x","eCAP5 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6A84,x","eCAP5 CAP1");
+    GEL_WatchAdd("*(long *)0x6A86,x","eCAP5 CAP2");
+    GEL_WatchAdd("*(long *)0x6A88,x","eCAP5 CAP3");
+    GEL_WatchAdd("*(long *)0x6A8A,x","eCAP5 CAP4");
+    GEL_WatchAdd("*0x6A94,x","eCAP5 ECCTL1");
+    GEL_WatchAdd("*0x6A95,x","eCAP5 ECCTL2");
+    GEL_WatchAdd("*0x6A96,x","eCAP5 ECEINT");
+    GEL_WatchAdd("*0x6A97,x","eCAP5 ECFLG");
+    GEL_WatchAdd("*0x6A98,x","eCAP5 ECCLR");
+    GEL_WatchAdd("*0x6A99,x","eCAP5 ECFRC");
+}
+hotmenu eCAP6_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6AA0,x","eCAP6 TSCNT");
+    GEL_WatchAdd("*(long *)0x6AA2,x","eCAP6 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6AA4,x","eCAP6 CAP1");
+    GEL_WatchAdd("*(long *)0x6AA6,x","eCAP6 CAP2");
+    GEL_WatchAdd("*(long *)0x6AA8,x","eCAP6 CAP3");
+    GEL_WatchAdd("*(long *)0x6AAA,x","eCAP6 CAP4");
+    GEL_WatchAdd("*0x6AB4,x","eCAP6 ECCTL1");
+    GEL_WatchAdd("*0x6AB5,x","eCAP6 ECCTL2");
+    GEL_WatchAdd("*0x6AB6,x","eCAP6 ECEINT");
+    GEL_WatchAdd("*0x6AB7,x","eCAP6 ECFLG");
+    GEL_WatchAdd("*0x6AB8,x","eCAP6 ECCLR");
+    GEL_WatchAdd("*0x6AB9,x","eCAP6 ECFRC");
+}
+
+
+/********************************************************************/
+/* Enhanced PWM Registers                                           */
+/********************************************************************/
+menuitem "Watch ePWM Registers";
+
+hotmenu ePWM1_All_Regs()
+{
+    GEL_WatchAdd("*0x6800,x","ePWM1 TBCTL");
+    GEL_WatchAdd("*0x6801,x","ePWM1 TBSTS");
+    GEL_WatchAdd("*0x6802,x","ePWM1 TBPHSHR");
+    GEL_WatchAdd("*0x6803,x","ePWM1 TBPHS");
+    GEL_WatchAdd("*0x6804,x","ePWM1 TBCTR");
+    GEL_WatchAdd("*0x6805,x","ePWM1 TBPRD");
+    GEL_WatchAdd("*0x6807,x","ePWM1 CMPCTL");
+    GEL_WatchAdd("*0x6808,x","ePWM1 CMPAHR");
+    GEL_WatchAdd("*0x6809,x","ePWM1 CMPA");
+    GEL_WatchAdd("*0x680A,x","ePWM1 CMPB");
+    GEL_WatchAdd("*0x680B,x","ePWM1 AQCTLA");
+    GEL_WatchAdd("*0x680C,x","ePWM1 AQCTLB");
+    GEL_WatchAdd("*0x680D,x","ePWM1 AQSFRC");
+    GEL_WatchAdd("*0x680E,x","ePWM1 AQCSFRC");
+    GEL_WatchAdd("*0x680F,x","ePWM1 DBCTL");
+    GEL_WatchAdd("*0x6810,x","ePWM1 DBRED");
+    GEL_WatchAdd("*0x6811,x","ePWM1 DBFED");
+    GEL_WatchAdd("*0x6812,x","ePWM1 TZSEL");
+    GEL_WatchAdd("*0x6813,x","ePWM1 TZDCSEL");
+    GEL_WatchAdd("*0x6814,x","ePWM1 TZCTL");
+    GEL_WatchAdd("*0x6815,x","ePWM1 TZEINT");
+    GEL_WatchAdd("*0x6816,x","ePWM1 TZFLG");
+    GEL_WatchAdd("*0x6817,x","ePWM1 TZCLR");
+    GEL_WatchAdd("*0x6818,x","ePWM1 TZFRC");
+    GEL_WatchAdd("*0x6819,x","ePWM1 ETSEL");
+    GEL_WatchAdd("*0x681A,x","ePWM1 ETPS");
+    GEL_WatchAdd("*0x681B,x","ePWM1 ETFLG");
+    GEL_WatchAdd("*0x681C,x","ePWM1 ETCLR");
+    GEL_WatchAdd("*0x681D,x","ePWM1 ETFRC");
+    GEL_WatchAdd("*0x681E,x","ePWM1 PCCTL");
+    GEL_WatchAdd("*0x6820,x","ePWM1 HRCNFG");
+}
+hotmenu ePWM1_TB_Regs()
+{
+    GEL_WatchAdd("*0x6800,x","ePWM1 TBCTL");
+    GEL_WatchAdd("*0x6801,x","ePWM1 TBSTS");
+    GEL_WatchAdd("*0x6802,x","ePWM1 TBPHSHR");
+    GEL_WatchAdd("*0x6803,x","ePWM1 TBPHS");
+    GEL_WatchAdd("*0x6804,x","ePWM1 TBCTR");
+    GEL_WatchAdd("*0x6805,x","ePWM1 TBPRD");
+}
+hotmenu ePWM1_CMP_Regs()
+{
+    GEL_WatchAdd("*0x6807,x","ePWM1 CMPCTL");
+    GEL_WatchAdd("*0x6808,x","ePWM1 CMPAHR");
+    GEL_WatchAdd("*0x6809,x","ePWM1 CMPA");
+    GEL_WatchAdd("*0x680A,x","ePWM1 CMPB");
+}
+hotmenu ePWM1_AQ_Regs()
+{
+    GEL_WatchAdd("*0x680B,x","ePWM1 AQCTLA");
+    GEL_WatchAdd("*0x680C,x","ePWM1 AQCTLB");
+    GEL_WatchAdd("*0x680D,x","ePWM1 AQSFRC");
+    GEL_WatchAdd("*0x680E,x","ePWM1 AQCSFRC");
+}
+hotmenu ePWM1_DB_Regs()
+{
+    GEL_WatchAdd("*0x680F,x","ePWM1 DBCTL");
+    GEL_WatchAdd("*0x6810,x","ePWM1 DBRED");
+    GEL_WatchAdd("*0x6811,x","ePWM1 DBFED");
+}
+hotmenu ePWM1_TZ_Regs()
+{
+    GEL_WatchAdd("*0x6812,x","ePWM1 TZSEL");
+    GEL_WatchAdd("*0x6814,x","ePWM1 TZCTL");
+    GEL_WatchAdd("*0x6815,x","ePWM1 TZEINT");
+    GEL_WatchAdd("*0x6816,x","ePWM1 TZFLG");
+    GEL_WatchAdd("*0x6817,x","ePWM1 TZCLR");
+    GEL_WatchAdd("*0x6818,x","ePWM1 TZFRC");
+}
+hotmenu ePWM1_ET_Regs()
+{
+    GEL_WatchAdd("*0x6819,x","ePWM1 ETSEL");
+    GEL_WatchAdd("*0x681A,x","ePWM1 ETPS");
+    GEL_WatchAdd("*0x681B,x","ePWM1 ETFLG");
+    GEL_WatchAdd("*0x681C,x","ePWM1 ETCLR");
+    GEL_WatchAdd("*0x681D,x","ePWM1 ETFRC");
+}
+hotmenu ePWM2_All_Regs()
+{
+    GEL_WatchAdd("*0x6840,x","ePWM2 TBCTL");
+    GEL_WatchAdd("*0x6841,x","ePWM2 TBSTS");
+    GEL_WatchAdd("*0x6842,x","ePWM2 TBPHSHR");
+    GEL_WatchAdd("*0x6843,x","ePWM2 TBPHS");
+    GEL_WatchAdd("*0x6844,x","ePWM2 TBCTR");
+    GEL_WatchAdd("*0x6845,x","ePWM2 TBPRD");
+    GEL_WatchAdd("*0x6847,x","ePWM2 CMPCTL");
+    GEL_WatchAdd("*0x6848,x","ePWM2 CMPAHR");
+    GEL_WatchAdd("*0x6849,x","ePWM2 CMPA");
+    GEL_WatchAdd("*0x684A,x","ePWM2 CMPB");
+    GEL_WatchAdd("*0x684B,x","ePWM2 AQCTLA");
+    GEL_WatchAdd("*0x684C,x","ePWM2 AQCTLB");
+    GEL_WatchAdd("*0x684D,x","ePWM2 AQSFRC");
+    GEL_WatchAdd("*0x684E,x","ePWM2 AQCSFRC");
+    GEL_WatchAdd("*0x684F,x","ePWM2 DBCTL");
+    GEL_WatchAdd("*0x6850,x","ePWM2 DBRED");
+    GEL_WatchAdd("*0x6851,x","ePWM2 DBFED");
+    GEL_WatchAdd("*0x6852,x","ePWM2 TZSEL");
+    GEL_WatchAdd("*0x6853,x","ePWM2 TZDCSEL");
+    GEL_WatchAdd("*0x6854,x","ePWM2 TZCTL");
+    GEL_WatchAdd("*0x6855,x","ePWM2 TZEINT");
+    GEL_WatchAdd("*0x6856,x","ePWM2 TZFLG");
+    GEL_WatchAdd("*0x6857,x","ePWM2 TZCLR");
+    GEL_WatchAdd("*0x6858,x","ePWM2 TZFRC");
+    GEL_WatchAdd("*0x6859,x","ePWM2 ETSEL");
+    GEL_WatchAdd("*0x685A,x","ePWM2 ETPS");
+    GEL_WatchAdd("*0x685B,x","ePWM2 ETFLG");
+    GEL_WatchAdd("*0x685C,x","ePWM2 ETCLR");
+    GEL_WatchAdd("*0x685D,x","ePWM2 ETFRC");
+    GEL_WatchAdd("*0x685E,x","ePWM2 PCCTL");
+    GEL_WatchAdd("*0x6860,x","ePWM2 HRCNFG");
+}
+hotmenu ePWM2_TB_Regs()
+{
+    GEL_WatchAdd("*0x6840,x","ePWM2 TBCTL");
+    GEL_WatchAdd("*0x6841,x","ePWM2 TBSTS");
+    GEL_WatchAdd("*0x6842,x","ePWM2 TBPHSHR");
+    GEL_WatchAdd("*0x6843,x","ePWM2 TBPHS");
+    GEL_WatchAdd("*0x6844,x","ePWM2 TBCTR");
+    GEL_WatchAdd("*0x6845,x","ePWM2 TBPRD");
+}
+hotmenu ePWM2_CMP_Regs()
+{
+    GEL_WatchAdd("*0x6847,x","ePWM2 CMPCTL");
+    GEL_WatchAdd("*0x6848,x","ePWM2 CMPAHR");
+    GEL_WatchAdd("*0x6849,x","ePWM2 CMPA");
+    GEL_WatchAdd("*0x684A,x","ePWM2 CMPB");
+}
+hotmenu ePWM2_AQ_Regs()
+{
+    GEL_WatchAdd("*0x684B,x","ePWM2 AQCTLA");
+    GEL_WatchAdd("*0x684C,x","ePWM2 AQCTLB");
+    GEL_WatchAdd("*0x684D,x","ePWM2 AQSFRC");
+    GEL_WatchAdd("*0x684E,x","ePWM2 AQCSFRC");
+}
+hotmenu ePWM2_DB_Regs()
+{
+    GEL_WatchAdd("*0x684F,x","ePWM2 DBCTL");
+    GEL_WatchAdd("*0x6850,x","ePWM2 DBRED");
+    GEL_WatchAdd("*0x6851,x","ePWM2 DBFED");
+}
+hotmenu ePWM2_TZ_Regs()
+{
+    GEL_WatchAdd("*0x6852,x","ePWM2 TZSEL");
+    GEL_WatchAdd("*0x6854,x","ePWM2 TZCTL");
+    GEL_WatchAdd("*0x6855,x","ePWM2 TZEINT");
+    GEL_WatchAdd("*0x6856,x","ePWM2 TZFLG");
+    GEL_WatchAdd("*0x6857,x","ePWM2 TZCLR");
+    GEL_WatchAdd("*0x6858,x","ePWM2 TZFRC");
+}
+hotmenu ePWM2_ET_Regs()
+{
+    GEL_WatchAdd("*0x6859,x","ePWM2 ETSEL");
+    GEL_WatchAdd("*0x685A,x","ePWM2 ETPS");
+    GEL_WatchAdd("*0x685B,x","ePWM2 ETFLG");
+    GEL_WatchAdd("*0x685C,x","ePWM2 ETCLR");
+    GEL_WatchAdd("*0x685D,x","ePWM2 ETFRC");
+}
+hotmenu ePWM3_All_Regs()
+{
+    GEL_WatchAdd("*0x6880,x","ePWM3 TBCTL");
+    GEL_WatchAdd("*0x6881,x","ePWM3 TBSTS");
+    GEL_WatchAdd("*0x6882,x","ePWM3 TBPHSHR");
+    GEL_WatchAdd("*0x6883,x","ePWM3 TBPHS");
+    GEL_WatchAdd("*0x6884,x","ePWM3 TBCTR");
+    GEL_WatchAdd("*0x6885,x","ePWM3 TBPRD");
+    GEL_WatchAdd("*0x6887,x","ePWM3 CMPCTL");
+    GEL_WatchAdd("*0x6888,x","ePWM3 CMPAHR");
+    GEL_WatchAdd("*0x6889,x","ePWM3 CMPA");
+    GEL_WatchAdd("*0x688A,x","ePWM3 CMPB");
+    GEL_WatchAdd("*0x688B,x","ePWM3 AQCTLA");
+    GEL_WatchAdd("*0x688C,x","ePWM3 AQCTLB");
+    GEL_WatchAdd("*0x688D,x","ePWM3 AQSFRC");
+    GEL_WatchAdd("*0x688E,x","ePWM3 AQCSFRC");
+    GEL_WatchAdd("*0x688F,x","ePWM3 DBCTL");
+    GEL_WatchAdd("*0x6890,x","ePWM3 DBRED");
+    GEL_WatchAdd("*0x6891,x","ePWM3 DBFED");
+    GEL_WatchAdd("*0x6892,x","ePWM3 TZSEL");
+    GEL_WatchAdd("*0x6893,x","ePWM3 TZDCSEL");
+    GEL_WatchAdd("*0x6894,x","ePWM3 TZCTL");
+    GEL_WatchAdd("*0x6895,x","ePWM3 TZEINT");
+    GEL_WatchAdd("*0x6896,x","ePWM3 TZFLG");
+    GEL_WatchAdd("*0x6897,x","ePWM3 TZCLR");
+    GEL_WatchAdd("*0x6898,x","ePWM3 TZFRC");
+    GEL_WatchAdd("*0x6899,x","ePWM3 ETSEL");
+    GEL_WatchAdd("*0x689A,x","ePWM3 ETPS");
+    GEL_WatchAdd("*0x689B,x","ePWM3 ETFLG");
+    GEL_WatchAdd("*0x689C,x","ePWM3 ETCLR");
+    GEL_WatchAdd("*0x689D,x","ePWM3 ETFRC");
+    GEL_WatchAdd("*0x689E,x","ePWM3 PCCTL");
+    GEL_WatchAdd("*0x68A0,x","ePWM3 HRCNFG");
+}
+hotmenu ePWM3_TB_Regs()
+{
+    GEL_WatchAdd("*0x6880,x","ePWM3 TBCTL");
+    GEL_WatchAdd("*0x6881,x","ePWM3 TBSTS");
+    GEL_WatchAdd("*0x6882,x","ePWM3 TBPHSHR");
+    GEL_WatchAdd("*0x6883,x","ePWM3 TBPHS");
+    GEL_WatchAdd("*0x6884,x","ePWM3 TBCTR");
+    GEL_WatchAdd("*0x6885,x","ePWM3 TBPRD");
+}
+hotmenu ePWM3_CMP_Regs()
+{
+    GEL_WatchAdd("*0x6887,x","ePWM3 CMPCTL");
+    GEL_WatchAdd("*0x6888,x","ePWM3 CMPAHR");
+    GEL_WatchAdd("*0x6889,x","ePWM3 CMPA");
+    GEL_WatchAdd("*0x688A,x","ePWM3 CMPB");
+}
+hotmenu ePWM3_AQ_Regs()
+{
+    GEL_WatchAdd("*0x688B,x","ePWM3 AQCTLA");
+    GEL_WatchAdd("*0x688C,x","ePWM3 AQCTLB");
+    GEL_WatchAdd("*0x688D,x","ePWM3 AQSFRC");
+    GEL_WatchAdd("*0x688E,x","ePWM3 AQCSFRC");
+}
+hotmenu ePWM3_DB_Regs()
+{
+    GEL_WatchAdd("*0x688F,x","ePWM3 DBCTL");
+    GEL_WatchAdd("*0x6890,x","ePWM3 DBRED");
+    GEL_WatchAdd("*0x6891,x","ePWM3 DBFED");
+}
+hotmenu ePWM3_TZ_Regs()
+{
+    GEL_WatchAdd("*0x6892,x","ePWM3 TZSEL");
+    GEL_WatchAdd("*0x6894,x","ePWM3 TZCTL");
+    GEL_WatchAdd("*0x6895,x","ePWM3 TZEINT");
+    GEL_WatchAdd("*0x6896,x","ePWM3 TZFLG");
+    GEL_WatchAdd("*0x6897,x","ePWM3 TZCLR");
+    GEL_WatchAdd("*0x6898,x","ePWM3 TZFRC");
+}
+hotmenu ePWM3_ET_Regs()
+{
+    GEL_WatchAdd("*0x6899,x","ePWM3 ETSEL");
+    GEL_WatchAdd("*0x689A,x","ePWM3 ETPS");
+    GEL_WatchAdd("*0x689B,x","ePWM3 ETFLG");
+    GEL_WatchAdd("*0x689C,x","ePWM3 ETCLR");
+    GEL_WatchAdd("*0x689D,x","ePWM3 ETFRC");
+}
+hotmenu ePWM4_All_Regs()
+{
+    GEL_WatchAdd("*0x68C0,x","ePWM4 TBCTL");
+    GEL_WatchAdd("*0x68C1,x","ePWM4 TBSTS");
+    GEL_WatchAdd("*0x68C2,x","ePWM4 TBPHSHR");
+    GEL_WatchAdd("*0x68C3,x","ePWM4 TBPHS");
+    GEL_WatchAdd("*0x68C4,x","ePWM4 TBCTR");
+    GEL_WatchAdd("*0x68C5,x","ePWM4 TBPRD");
+    GEL_WatchAdd("*0x68C7,x","ePWM4 CMPCTL");
+    GEL_WatchAdd("*0x68C8,x","ePWM4 CMPAHR");
+    GEL_WatchAdd("*0x68C9,x","ePWM4 CMPA");
+    GEL_WatchAdd("*0x68CA,x","ePWM4 CMPB");
+    GEL_WatchAdd("*0x68CB,x","ePWM4 AQCTLA");
+    GEL_WatchAdd("*0x68CC,x","ePWM4 AQCTLB");
+    GEL_WatchAdd("*0x68CD,x","ePWM4 AQSFRC");
+    GEL_WatchAdd("*0x68CE,x","ePWM4 AQCSFRC");
+    GEL_WatchAdd("*0x68CF,x","ePWM4 DBCTL");
+    GEL_WatchAdd("*0x68D0,x","ePWM4 DBRED");
+    GEL_WatchAdd("*0x68D1,x","ePWM4 DBFED");
+    GEL_WatchAdd("*0x68D2,x","ePWM4 TZSEL");
+    GEL_WatchAdd("*0x68D3,x","ePWM4 TZDCSEL");
+    GEL_WatchAdd("*0x68D4,x","ePWM4 TZCTL");
+    GEL_WatchAdd("*0x68D5,x","ePWM4 TZEINT");
+    GEL_WatchAdd("*0x68D6,x","ePWM4 TZFLG");
+    GEL_WatchAdd("*0x68D7,x","ePWM4 TZCLR");
+    GEL_WatchAdd("*0x68D8,x","ePWM4 TZFRC");
+    GEL_WatchAdd("*0x68D9,x","ePWM4 ETSEL");
+    GEL_WatchAdd("*0x68DA,x","ePWM4 ETPS");
+    GEL_WatchAdd("*0x68DB,x","ePWM4 ETFLG");
+    GEL_WatchAdd("*0x68DC,x","ePWM4 ETCLR");
+    GEL_WatchAdd("*0x68DD,x","ePWM4 ETFRC");
+    GEL_WatchAdd("*0x68DE,x","ePWM4 PCCTL");
+    GEL_WatchAdd("*0x68E0,x","ePWM4 HRCNFG");
+}
+hotmenu ePWM4_TB_Regs()
+{
+    GEL_WatchAdd("*0x68C0,x","ePWM4 TBCTL");
+    GEL_WatchAdd("*0x68C1,x","ePWM4 TBSTS");
+    GEL_WatchAdd("*0x68C2,x","ePWM4 TBPHSHR");
+    GEL_WatchAdd("*0x68C3,x","ePWM4 TBPHS");
+    GEL_WatchAdd("*0x68C4,x","ePWM4 TBCTR");
+    GEL_WatchAdd("*0x68C5,x","ePWM4 TBPRD");
+}
+hotmenu ePWM4_CMP_Regs()
+{
+    GEL_WatchAdd("*0x68C7,x","ePWM4 CMPCTL");
+    GEL_WatchAdd("*0x68C8,x","ePWM4 CMPAHR");
+    GEL_WatchAdd("*0x68C9,x","ePWM4 CMPA");
+    GEL_WatchAdd("*0x68CA,x","ePWM4 CMPB");
+}
+hotmenu ePWM4_AQ_Regs()
+{
+    GEL_WatchAdd("*0x68CB,x","ePWM4 AQCTLA");
+    GEL_WatchAdd("*0x68CC,x","ePWM4 AQCTLB");
+    GEL_WatchAdd("*0x68CD,x","ePWM4 AQSFRC");
+    GEL_WatchAdd("*0x68CE,x","ePWM4 AQCSFRC");
+}
+hotmenu ePWM4_DB_Regs()
+{
+    GEL_WatchAdd("*0x68CF,x","ePWM4 DBCTL");
+    GEL_WatchAdd("*0x68D0,x","ePWM4 DBRED");
+    GEL_WatchAdd("*0x68D1,x","ePWM4 DBFED"); 
+}
+hotmenu ePWM4_TZ_Regs()
+{
+    GEL_WatchAdd("*0x68D2,x","ePWM4 TZSEL");
+    GEL_WatchAdd("*0x68D4,x","ePWM4 TZCTL");
+    GEL_WatchAdd("*0x68D5,x","ePWM4 TZEINT");
+    GEL_WatchAdd("*0x68D6,x","ePWM4 TZFLG");
+    GEL_WatchAdd("*0x68D7,x","ePWM4 TZCLR");
+    GEL_WatchAdd("*0x68D8,x","ePWM4 TZFRC");
+}
+hotmenu ePWM4_ET_Regs()
+{
+    GEL_WatchAdd("*0x68D9,x","ePWM4 ETSEL");
+    GEL_WatchAdd("*0x68DA,x","ePWM4 ETPS");
+    GEL_WatchAdd("*0x68DB,x","ePWM4 ETFLG");
+    GEL_WatchAdd("*0x68DC,x","ePWM4 ETCLR");
+    GEL_WatchAdd("*0x68DD,x","ePWM4 ETFRC");
+}
+hotmenu ePWM5_All_Regs()
+{
+    GEL_WatchAdd("*0x6900,x","ePWM5 TBCTL");
+    GEL_WatchAdd("*0x6901,x","ePWM5 TBSTS");
+    GEL_WatchAdd("*0x6902,x","ePWM5 TBPHSHR");
+    GEL_WatchAdd("*0x6903,x","ePWM5 TBPHS");
+    GEL_WatchAdd("*0x6904,x","ePWM5 TBCTR");
+    GEL_WatchAdd("*0x6905,x","ePWM5 TBPRD");
+    GEL_WatchAdd("*0x6907,x","ePWM5 CMPCTL");
+    GEL_WatchAdd("*0x6908,x","ePWM5 CMPAHR");
+    GEL_WatchAdd("*0x6909,x","ePWM5 CMPA");
+    GEL_WatchAdd("*0x690A,x","ePWM5 CMPB");
+    GEL_WatchAdd("*0x690B,x","ePWM5 AQCTLA");
+    GEL_WatchAdd("*0x690C,x","ePWM5 AQCTLB");
+    GEL_WatchAdd("*0x690D,x","ePWM5 AQSFRC");
+    GEL_WatchAdd("*0x690E,x","ePWM5 AQCSFRC");
+    GEL_WatchAdd("*0x690F,x","ePWM5 DBCTL");
+    GEL_WatchAdd("*0x6910,x","ePWM5 DBRED");
+    GEL_WatchAdd("*0x6911,x","ePWM5 DBFED");
+    GEL_WatchAdd("*0x6912,x","ePWM5 TZSEL");
+    GEL_WatchAdd("*0x6913,x","ePWM5 TZDCSEL");
+    GEL_WatchAdd("*0x6914,x","ePWM5 TZCTL");
+    GEL_WatchAdd("*0x6915,x","ePWM5 TZEINT");
+    GEL_WatchAdd("*0x6916,x","ePWM5 TZFLG");
+    GEL_WatchAdd("*0x6917,x","ePWM5 TZCLR");
+    GEL_WatchAdd("*0x6918,x","ePWM5 TZFRC");
+    GEL_WatchAdd("*0x6919,x","ePWM5 ETSEL");
+    GEL_WatchAdd("*0x691A,x","ePWM5 ETPS");
+    GEL_WatchAdd("*0x691B,x","ePWM5 ETFLG");
+    GEL_WatchAdd("*0x691C,x","ePWM5 ETCLR");
+    GEL_WatchAdd("*0x691D,x","ePWM5 ETFRC");
+    GEL_WatchAdd("*0x691E,x","ePWM5 PCCTL");
+    GEL_WatchAdd("*0x6920,x","ePWM5 HRCNFG");
+}
+hotmenu ePWM5_TB_Regs()
+{
+    GEL_WatchAdd("*0x6900,x","ePWM5 TBCTL");
+    GEL_WatchAdd("*0x6901,x","ePWM5 TBSTS");
+    GEL_WatchAdd("*0x6902,x","ePWM5 TBPHSHR");
+    GEL_WatchAdd("*0x6903,x","ePWM5 TBPHS");
+    GEL_WatchAdd("*0x6904,x","ePWM5 TBCTR");
+    GEL_WatchAdd("*0x6905,x","ePWM5 TBPRD");
+}
+hotmenu ePWM5_CMP_Regs()
+{
+    GEL_WatchAdd("*0x6907,x","ePWM5 CMPCTL");
+    GEL_WatchAdd("*0x6908,x","ePWM5 CMPAHR");
+    GEL_WatchAdd("*0x6909,x","ePWM5 CMPA");
+    GEL_WatchAdd("*0x690A,x","ePWM5 CMPB");
+}
+hotmenu ePWM5_AQ_Regs()
+{
+    GEL_WatchAdd("*0x690B,x","ePWM5 AQCTLA");
+    GEL_WatchAdd("*0x690C,x","ePWM5 AQCTLB");
+    GEL_WatchAdd("*0x690D,x","ePWM5 AQSFRC");
+    GEL_WatchAdd("*0x690E,x","ePWM5 AQCSFRC");
+}
+hotmenu ePWM5_DB_Regs()
+{
+    GEL_WatchAdd("*0x690F,x","ePWM5 DBCTL");
+    GEL_WatchAdd("*0x6910,x","ePWM5 DBRED");
+    GEL_WatchAdd("*0x6911,x","ePWM5 DBFED"); 
+}
+hotmenu ePWM5_TZ_Regs()
+{
+    GEL_WatchAdd("*0x6912,x","ePWM5 TZSEL");
+    GEL_WatchAdd("*0x6914,x","ePWM5 TZCTL");
+    GEL_WatchAdd("*0x6915,x","ePWM5 TZEINT");
+    GEL_WatchAdd("*0x6916,x","ePWM5 TZFLG");
+    GEL_WatchAdd("*0x6917,x","ePWM5 TZCLR");
+    GEL_WatchAdd("*0x6918,x","ePWM5 TZFRC");
+}
+hotmenu ePWM5_ET_Regs()
+{
+    GEL_WatchAdd("*0x6919,x","ePWM5 ETSEL");
+    GEL_WatchAdd("*0x691A,x","ePWM5 ETPS");
+    GEL_WatchAdd("*0x691B,x","ePWM5 ETFLG");
+    GEL_WatchAdd("*0x691C,x","ePWM5 ETCLR");
+    GEL_WatchAdd("*0x691D,x","ePWM5 ETFRC");
+}
+hotmenu ePWM6_All_Regs()
+{
+    GEL_WatchAdd("*0x6940,x","ePWM6 TBCTL");
+    GEL_WatchAdd("*0x6941,x","ePWM6 TBSTS");
+    GEL_WatchAdd("*0x6942,x","ePWM6 TBPHSHR");
+    GEL_WatchAdd("*0x6943,x","ePWM6 TBPHS");
+    GEL_WatchAdd("*0x6944,x","ePWM6 TBCTR");
+    GEL_WatchAdd("*0x6945,x","ePWM6 TBPRD");
+    GEL_WatchAdd("*0x6947,x","ePWM6 CMPCTL");
+    GEL_WatchAdd("*0x6948,x","ePWM6 CMPAHR");
+    GEL_WatchAdd("*0x6949,x","ePWM6 CMPA");
+    GEL_WatchAdd("*0x694A,x","ePWM6 CMPB");
+    GEL_WatchAdd("*0x694B,x","ePWM6 AQCTLA");
+    GEL_WatchAdd("*0x694C,x","ePWM6 AQCTLB");
+    GEL_WatchAdd("*0x694D,x","ePWM6 AQSFRC");
+    GEL_WatchAdd("*0x694E,x","ePWM6 AQCSFRC");
+    GEL_WatchAdd("*0x694F,x","ePWM6 DBCTL");
+    GEL_WatchAdd("*0x6950,x","ePWM6 DBRED");
+    GEL_WatchAdd("*0x6951,x","ePWM6 DBFED");
+    GEL_WatchAdd("*0x6952,x","ePWM6 TZSEL");
+    GEL_WatchAdd("*0x6953,x","ePWM6 TZDCSEL");
+    GEL_WatchAdd("*0x6954,x","ePWM6 TZCTL");
+    GEL_WatchAdd("*0x6955,x","ePWM6 TZEINT");
+    GEL_WatchAdd("*0x6956,x","ePWM6 TZFLG");
+    GEL_WatchAdd("*0x6957,x","ePWM6 TZCLR");
+    GEL_WatchAdd("*0x6958,x","ePWM6 TZFRC");
+    GEL_WatchAdd("*0x6959,x","ePWM6 ETSEL");
+    GEL_WatchAdd("*0x695A,x","ePWM6 ETPS");
+    GEL_WatchAdd("*0x695B,x","ePWM6 ETFLG");
+    GEL_WatchAdd("*0x695C,x","ePWM6 ETCLR");
+    GEL_WatchAdd("*0x695D,x","ePWM6 ETFRC");
+    GEL_WatchAdd("*0x695E,x","ePWM6 PCCTL");
+    GEL_WatchAdd("*0x6960,x","ePWM6 HRCNFG");
+
+}
+hotmenu ePWM6_TB_Regs()
+{
+    GEL_WatchAdd("*0x6940,x","ePWM6 TBCTL");
+    GEL_WatchAdd("*0x6941,x","ePWM6 TBSTS");
+    GEL_WatchAdd("*0x6942,x","ePWM6 TBPHSHR");
+    GEL_WatchAdd("*0x6943,x","ePWM6 TBPHS");
+    GEL_WatchAdd("*0x6944,x","ePWM6 TBCTR");
+    GEL_WatchAdd("*0x6945,x","ePWM6 TBPRD");
+}
+hotmenu ePWM6_CMP_Regs()
+{
+    GEL_WatchAdd("*0x6947,x","ePWM6 CMPCTL");
+    GEL_WatchAdd("*0x6948,x","ePWM6 CMPAHR");
+    GEL_WatchAdd("*0x6949,x","ePWM6 CMPA");
+    GEL_WatchAdd("*0x694A,x","ePWM6 CMPB");
+}
+hotmenu ePWM6_AQ_Regs()
+{
+    GEL_WatchAdd("*0x694B,x","ePWM6 AQCTLA");
+    GEL_WatchAdd("*0x694C,x","ePWM6 AQCTLB");
+    GEL_WatchAdd("*0x694D,x","ePWM6 AQSFRC");
+    GEL_WatchAdd("*0x694E,x","ePWM6 AQCSFRC");
+}
+hotmenu ePWM6_DB_Regs()
+{
+    GEL_WatchAdd("*0x694F,x","ePWM6 DBCTL");
+    GEL_WatchAdd("*0x6950,x","ePWM6 DBRED");
+    GEL_WatchAdd("*0x6951,x","ePWM6 DBFED");
+}
+hotmenu ePWM6_TZ_Regs()
+{
+    GEL_WatchAdd("*0x6952,x","ePWM6 TZSEL");
+    GEL_WatchAdd("*0x6954,x","ePWM6 TZCTL");
+    GEL_WatchAdd("*0x6955,x","ePWM6 TZEINT");
+    GEL_WatchAdd("*0x6956,x","ePWM6 TZFLG");
+    GEL_WatchAdd("*0x6957,x","ePWM6 TZCLR");
+    GEL_WatchAdd("*0x6958,x","ePWM6 TZFRC");
+}
+hotmenu ePWM6_ET_Regs()
+{
+    GEL_WatchAdd("*0x6959,x","ePWM6 ETSEL");
+    GEL_WatchAdd("*0x695A,x","ePWM6 ETPS");
+    GEL_WatchAdd("*0x695B,x","ePWM6 ETFLG");
+    GEL_WatchAdd("*0x695C,x","ePWM6 ETCLR");
+    GEL_WatchAdd("*0x695D,x","ePWM6 ETFRC");
+}
+
+
+/********************************************************************/
+/* Enhanced EQEP Registers                                          */
+/********************************************************************/
+menuitem "Watch eQEP"
+
+hotmenu eQEP1_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6B00,x","eQEP1 QPOSCNT");
+    GEL_WatchAdd("*(long *)0x6B02,x","eQEP1 QPOSINIT");
+    GEL_WatchAdd("*(long *)0x6B04,x","eQEP1 QPOSMAX");
+    GEL_WatchAdd("*(long *)0x6B06,x","eQEP1 QPOSCMP");
+    GEL_WatchAdd("*(long *)0x6B08,x","eQEP1 QPOSILAT");
+    GEL_WatchAdd("*(long *)0x6B0A,x","eQEP1 QPOSSLAT");
+    GEL_WatchAdd("*(long *)0x6B0C,x","eQEP1 QPOSLAT");
+    GEL_WatchAdd("*(long *)0x6B0E,x","eQEP1 QUTMR");
+    GEL_WatchAdd("*(long *)0x6B10,x","eQEP1 QUPRD");
+    GEL_WatchAdd("*0x6B12,x","eQEP1 QWDTMR");
+    GEL_WatchAdd("*0x6B13,x","eQEP1 QWDPRD");
+    GEL_WatchAdd("*0x6B14,x","eQEP1 QDECCTL");
+    GEL_WatchAdd("*0x6B15,x","eQEP1 QEPCTL");
+    GEL_WatchAdd("*0x6B16,x","eQEP1 QCAPCTL");
+    GEL_WatchAdd("*0x6B17,x","eQEP1 QPOSCTL");
+    GEL_WatchAdd("*0x6B18,x","eQEP1 QEINT");
+    GEL_WatchAdd("*0x6B19,x","eQEP1 QFLG");
+    GEL_WatchAdd("*0x6B1A,x","eQEP1 QCLR");
+    GEL_WatchAdd("*0x6B1B,x","eQEP1 QFRC");
+    GEL_WatchAdd("*0x6B1C,x","eQEP1 QEPSTS");
+    GEL_WatchAdd("*0x6B1D,x","eQEP1 QCTMR");
+    GEL_WatchAdd("*0x6B1E,x","eQEP1 QCPRD");
+    GEL_WatchAdd("*0x6B1F,x","eQEP1 QCTMRLAT");
+    GEL_WatchAdd("*0x6B20,x","eQEP1 QCPRDLAT");
+}
+hotmenu eQEP2_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6B40,x","eQEP2 QPOSCNT");
+    GEL_WatchAdd("*(long *)0x6B42,x","eQEP2 QPOSINIT");
+    GEL_WatchAdd("*(long *)0x6B44,x","eQEP2 QPOSMAX");
+    GEL_WatchAdd("*(long *)0x6B46,x","eQEP2 QPOSCMP");
+    GEL_WatchAdd("*(long *)0x6B48,x","eQEP2 QPOSILAT");
+    GEL_WatchAdd("*(long *)0x6B4A,x","eQEP2 QPOSSLAT");
+    GEL_WatchAdd("*(long *)0x6B4C,x","eQEP2 QPOSLAT");
+    GEL_WatchAdd("(long *)*0x6B4E,x","eQEP2 QUTMR");
+    GEL_WatchAdd("*(long *)0x6B50,x","eQEP2 QUPRD");
+    GEL_WatchAdd("*0x6B52,x","eQEP2 QWDTMR");
+    GEL_WatchAdd("*0x6B53,x","eQEP2 QWDPRD");
+    GEL_WatchAdd("*0x6B54,x","eQEP2 QDECCTL");
+    GEL_WatchAdd("*0x6B55,x","eQEP2 QEPCTL");
+    GEL_WatchAdd("*0x6B56,x","eQEP2 QCAPCTL");
+    GEL_WatchAdd("*0x6B57,x","eQEP2 QPOSCTL");
+    GEL_WatchAdd("*0x6B58,x","eQEP2 QEINT");
+    GEL_WatchAdd("*0x6B59,x","eQEP2 QFLG");
+    GEL_WatchAdd("*0x6B5A,x","eQEP2 QCLR");
+    GEL_WatchAdd("*0x6B5B,x","eQEP2 QFRC");
+    GEL_WatchAdd("*0x6B5C,x","eQEP2 QEPSTS");
+    GEL_WatchAdd("*0x6B5D,x","eQEP2 QCTMR");
+    GEL_WatchAdd("*0x6B5E,x","eQEP2 QCPRD");
+    GEL_WatchAdd("*0x6B5F,x","eQEP2 QCTMRLAT");
+    GEL_WatchAdd("*0x6B60,x","eQEP2 QCPRDLAT");
+}
+
+
+/********************************************************************/
+/* External Interface Registers                                     */
+/********************************************************************/
+menuitem "Watch External Interface Registers";
+
+hotmenu All_External_Interface_Regs()
+{
+    GEL_WatchAdd("*(long *)0x0B20,x","XTIMING0");
+    GEL_WatchAdd("*(long *)0x0B2C,x","XTIMING6");
+    GEL_WatchAdd("*(long *)0x0B2E,x","XTIMING7");
+    GEL_WatchAdd("*(long *)0x0B34,x","XINTCNF2");
+    GEL_WatchAdd("*0x0B38,x","XBANK");
+    GEL_WatchAdd("*0x0B3A,x","XREVISION");
+    GEL_WatchAdd("*0x0B3D,x","XRESET");
+}
+
+/********************************************************************/
+/* External Interrupt Registers                                     */
+/********************************************************************/
+menuitem "Watch External Interrupt Registers";
+
+hotmenu All_XINT_Regs()
+{
+    GEL_WatchAdd("*0x7070,x","XINT1CR");
+    GEL_WatchAdd("*0x7071,x","XINT2CR");
+    GEL_WatchAdd("*0x7072,x","XINT3CR");
+    GEL_WatchAdd("*0x7073,x","XINT4CR");
+    GEL_WatchAdd("*0x7074,x","XINT5CR");
+    GEL_WatchAdd("*0x7075,x","XINT6CR");
+    GEL_WatchAdd("*0x7076,x","XINT7CR");
+    GEL_WatchAdd("*0x7077,x","XNMICR");
+    GEL_WatchAdd("*0x7078,x","XINT1CTR");
+    GEL_WatchAdd("*0x7079,x","XINT2CTR");
+    GEL_WatchAdd("*0x707F,x","XNMICTR");
+}
+hotmenu XINT_Control_Regs()
+{
+    GEL_WatchAdd("*0x7070,x","XINT1CR");
+    GEL_WatchAdd("*0x7071,x","XINT2CR");
+    GEL_WatchAdd("*0x7072,x","XINT3CR");
+    GEL_WatchAdd("*0x7073,x","XINT4CR");
+    GEL_WatchAdd("*0x7074,x","XINT5CR");
+    GEL_WatchAdd("*0x7075,x","XINT6CR");
+    GEL_WatchAdd("*0x7076,x","XINT7CR");
+    GEL_WatchAdd("*0x7077,x","XNMICR");
+}
+hotmenu XINT_Counter_Regs()
+{
+    GEL_WatchAdd("*0x7078,x","XINT1CTR");
+    GEL_WatchAdd("*0x7079,x","XINT2CTR");
+    GEL_WatchAdd("*0x707F,x","XNMICTR");
+}
+
+
+/********************************************************************/
+/* GPIO Registers                                                   */
+/********************************************************************/
+menuitem "Watch GPIO Registers";
+
+hotmenu All_GPIO_CONTROL_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6F80,x","GPACTRL");
+    GEL_WatchAdd("*(long *)0x6F82,x","GPAQSEL1");
+    GEL_WatchAdd("*(long *)0x6F84,x","GPAQSEL2");
+    GEL_WatchAdd("*(long *)0x6F86,x","GPAMUX1");
+    GEL_WatchAdd("*(long *)0x6F88,x","GPAMUX2");
+    GEL_WatchAdd("*(long *)0x6F8A,x","GPADIR");
+    GEL_WatchAdd("*(long *)0x6F8C,x","GPAPUD");
+
+    GEL_WatchAdd("*(long *)0x6F90,x","GPBCTRL");
+    GEL_WatchAdd("*(long *)0x6F92,x","GPBQSEL1");
+    GEL_WatchAdd("*(long *)0x6F94,x","GPBQSEL2");
+    GEL_WatchAdd("*(long *)0x6F96,x","GPBMUX1");
+    GEL_WatchAdd("*(long *)0x6F98,x","GPBMUX2");
+    GEL_WatchAdd("*(long *)0x6F9A,x","GPBDIR");
+    GEL_WatchAdd("*(long *)0x6F9C,x","GPBPUD");
+
+    GEL_WatchAdd("*(long *)0x6FA6,x","GPCMUX1");
+    GEL_WatchAdd("*(long *)0x6FA8,x","GPCMUX2");
+    GEL_WatchAdd("*(long *)0x6FAA,x","GPCDIR");
+    GEL_WatchAdd("*(long *)0x6FAC,x","GPCPUD");
+}
+hotmenu All_GPIO_DATA_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6FC0,x","GPADAT");
+    GEL_WatchAdd("*(long *)0x6FC2,x","GPASET");
+    GEL_WatchAdd("*(long *)0x6FC4,x","GPACLEAR");
+    GEL_WatchAdd("*(long *)0x6FC6,x","GPATOGGLE");
+    
+    GEL_WatchAdd("*(long *)0x6FC8,x","GPBDAT");
+    GEL_WatchAdd("*(long *)0x6FCA,x","GPBSET");
+    GEL_WatchAdd("*(long *)0x6FCC,x","GPBCLEAR");
+    GEL_WatchAdd("*(long *)0x6FCE,x","GPBTOGGLE");
+
+    GEL_WatchAdd("*(long *)0x6FD0,x","GPCDAT");
+    GEL_WatchAdd("*(long *)0x6FD2,x","GPCSET");
+    GEL_WatchAdd("*(long *)0x6FD4,x","GPCCLEAR");
+    GEL_WatchAdd("*(long *)0x6FD6,x","GPCTOGGLE");
+}
+hotmenu All_GPIO_INTERRUPT_Regs()
+{
+    GEL_WatchAdd("*0x6FE0,x","GPIOXINT1SEL");
+    GEL_WatchAdd("*0x6FE1,x","GPIOXINT2SEL");
+    GEL_WatchAdd("*0x6FE2,x","GPIOXNMISEL");
+    GEL_WatchAdd("*0x6FE3,x","GPIOXINT3SEL");
+    GEL_WatchAdd("*0x6FE4,x","GPIOXINT4SEL");
+    GEL_WatchAdd("*0x6FE5,x","GPIOXINT5SEL");
+    GEL_WatchAdd("*0x6FE6,x","GPIOXINT6SEL");
+    GEL_WatchAdd("*0x6FE7,x","GPIOXINT7SEL");
+    GEL_WatchAdd("*(long *)0x6FE8,x","GPIOLPMSEL");
+}
+hotmenu All_GPA_Registers()
+{
+    GEL_WatchAdd("*(long *)0x6F80,x","GPACTRL");
+    GEL_WatchAdd("*(long *)0x6F82,x","GPAQSEL1");
+    GEL_WatchAdd("*(long *)0x6F84,x","GPAQSEL2");
+    GEL_WatchAdd("*(long *)0x6F86,x","GPAMUX1");
+    GEL_WatchAdd("*(long *)0x6F88,x","GPAMUX2");
+    GEL_WatchAdd("*(long *)0x6F8A,x","GPADIR");
+    GEL_WatchAdd("*(long *)0x6F8C,x","GPAPUD");
+    
+    GEL_WatchAdd("*(long *)0x6FC0,x","GPADAT");
+    GEL_WatchAdd("*(long *)0x6FC2,x","GPASET");
+    GEL_WatchAdd("*(long *)0x6FC4,x","GPACLEAR");
+    GEL_WatchAdd("*(long *)0x6FC6,x","GPATOGGLE");
+}
+hotmenu All_GPB_Registers()
+{
+    GEL_WatchAdd("*(long *)0x6F90,x","GPBCTRL");
+    GEL_WatchAdd("*(long *)0x6F92,x","GPBQSEL1");
+    GEL_WatchAdd("*(long *)0x6F94,x","GPBQSEL2");
+    GEL_WatchAdd("*(long *)0x6F96,x","GPBMUX1");
+    GEL_WatchAdd("*(long *)0x6F98,x","GPBMUX2");
+    GEL_WatchAdd("*(long *)0x6F9A,x","GPBDIR");
+    GEL_WatchAdd("*(long *)0x6F9C,x","GPBPUD");
+
+    GEL_WatchAdd("*(long *)0x6FC8,x","GPBDAT");
+    GEL_WatchAdd("*(long *)0x6FCA,x","GPBSET");
+    GEL_WatchAdd("*(long *)0x6FCC,x","GPBCLEAR");
+    GEL_WatchAdd("*(long *)0x6FCE,x","GPBTOGGLE");
+}
+hotmenu All_GPC_Registers()
+{
+    GEL_WatchAdd("*(long *)0x6FA6,x","GPCMUX1");
+    GEL_WatchAdd("*(long *)0x6FA8,x","GPCMUX2");
+    GEL_WatchAdd("*(long *)0x6FAA,x","GPCDIR");
+    GEL_WatchAdd("*(long *)0x6FAC,x","GPCPUD");
+
+    GEL_WatchAdd("*(long *)0x6FC8,x","GPBDAT");
+    GEL_WatchAdd("*(long *)0x6FCA,x","GPBSET");
+    GEL_WatchAdd("*(long *)0x6FCC,x","GPBCLEAR");
+    GEL_WatchAdd("*(long *)0x6FCE,x","GPBTOGGLE");
+
+    GEL_WatchAdd("*(long *)0x6FD0,x","GPCDAT");
+    GEL_WatchAdd("*(long *)0x6FD2,x","GPCSET");
+    GEL_WatchAdd("*(long *)0x6FD4,x","GPCCLEAR");
+    GEL_WatchAdd("*(long *)0x6FD6,x","GPCTOGGLE");
+}
+
+
+/********************************************************************/
+/* Multichannel Serial Port Registers                               */
+/********************************************************************/
+menuitem "Watch McBSP Registers";
+
+hotmenu All_McBSP_A_Regs()
+{
+    GEL_WatchAdd("*0x5000,x","McBSPA DRR2");
+    GEL_WatchAdd("*0x5001,x","McBSPA DRR1");
+    GEL_WatchAdd("*0x5002,x","McBSPA DXR2");
+    GEL_WatchAdd("*0x5003,x","McBSPA DXR1");
+    GEL_WatchAdd("*0x5004,x","McBSPA SPCR2");
+    GEL_WatchAdd("*0x5005,x","McBSPA SPCR1");
+    GEL_WatchAdd("*0x5006,x","McBSPA RCR2");
+    GEL_WatchAdd("*0x5007,x","McBSPA RCR1");
+    GEL_WatchAdd("*0x5008,x","McBSPA XCR2");
+    GEL_WatchAdd("*0x5009,x","McBSPA XCR1");
+    GEL_WatchAdd("*0x500A,x","McBSPA SRGR2");
+    GEL_WatchAdd("*0x500B,x","McBSPA SRGR1");
+    GEL_WatchAdd("*0x500C,x","McBSPA MCR2");
+    GEL_WatchAdd("*0x500D,x","McBSPA MCR1");
+    GEL_WatchAdd("*0x500E,x","McBSPA RCERA");
+    GEL_WatchAdd("*0x500F,x","McBSPA RCERB");
+    GEL_WatchAdd("*0x5010,x","McBSPA XCERA");
+    GEL_WatchAdd("*0x5011,x","McBSPA XCERB");
+    GEL_WatchAdd("*0x5012,x","McBSPA PCR1");
+    GEL_WatchAdd("*0x5013,x","McBSPA RCERC");
+    GEL_WatchAdd("*0x5014,x","McBSPA RCERD");
+    GEL_WatchAdd("*0x5015,x","McBSPA XCERC");
+    GEL_WatchAdd("*0x5016,x","McBSPA XCERD");
+    GEL_WatchAdd("*0x5017,x","McBSPA RCERE");
+    GEL_WatchAdd("*0x5018,x","McBSPA RCERF");
+    GEL_WatchAdd("*0x5019,x","McBSPA XCERE");
+    GEL_WatchAdd("*0x501A,x","McBSPA XCERF");
+    GEL_WatchAdd("*0x501B,x","McBSPA RCERG");
+    GEL_WatchAdd("*0x501C,x","McBSPA RCERH");
+    GEL_WatchAdd("*0x501D,x","McBSPA XCERG");
+    GEL_WatchAdd("*0x501E,x","McBSPA XCERH");
+    GEL_WatchAdd("*0x5023,x","McBSPA MFFINT");
+    GEL_WatchAdd("*0x503F,x","McBSPA Revision");
+}
+
+hotmenu All_McBSP_B_Regs()
+{
+    GEL_WatchAdd("*0x5040,x","McBSPB DRR2");
+    GEL_WatchAdd("*0x5041,x","McBSPB DRR1");
+    GEL_WatchAdd("*0x5042,x","McBSPB DXR2");
+    GEL_WatchAdd("*0x5043,x","McBSPB DXR1");
+    GEL_WatchAdd("*0x5044,x","McBSPB SPCR2");
+    GEL_WatchAdd("*0x5045,x","McBSPB SPCR1");
+    GEL_WatchAdd("*0x5046,x","McBSPB RCR2");
+    GEL_WatchAdd("*0x5047,x","McBSPB RCR1");
+    GEL_WatchAdd("*0x5048,x","McBSPB XCR2");
+    GEL_WatchAdd("*0x5049,x","McBSPB XCR1");
+    GEL_WatchAdd("*0x504A,x","McBSPB SRGR2");
+    GEL_WatchAdd("*0x504B,x","McBSPB SRGR1");
+    GEL_WatchAdd("*0x504C,x","McBSPB MCR2");
+    GEL_WatchAdd("*0x504D,x","McBSPB MCR1");
+    GEL_WatchAdd("*0x504E,x","McBSPB RCERA");
+    GEL_WatchAdd("*0x504F,x","McBSPB RCERB");
+    GEL_WatchAdd("*0x5050,x","McBSPB XCERA");
+    GEL_WatchAdd("*0x5051,x","McBSPB XCERB");
+    GEL_WatchAdd("*0x5052,x","McBSPB PCR1");
+    GEL_WatchAdd("*0x5053,x","McBSPB RCERC");
+    GEL_WatchAdd("*0x5054,x","McBSPB RCERD");
+    GEL_WatchAdd("*0x5055,x","McBSPB XCERC");
+    GEL_WatchAdd("*0x5056,x","McBSPB XCERD");
+    GEL_WatchAdd("*0x5057,x","McBSPB RCERE");
+    GEL_WatchAdd("*0x5058,x","McBSPB RCERF");
+    GEL_WatchAdd("*0x5059,x","McBSPB XCERE");
+    GEL_WatchAdd("*0x505A,x","McBSPB XCERF");
+    GEL_WatchAdd("*0x505B,x","McBSPB RCERG");
+    GEL_WatchAdd("*0x505C,x","McBSPB RCERH");
+    GEL_WatchAdd("*0x505D,x","McBSPB XCERG");
+    GEL_WatchAdd("*0x505E,x","McBSPB XCERH");
+    GEL_WatchAdd("*0x5063,x","McBSPB MFFINT");
+    GEL_WatchAdd("*0x506F,x","McBSPB Revision");
+}
+
+
+
+/********************************************************************/
+/* I2C Registers                                                    */
+/********************************************************************/
+menuitem "Watch I2C Registers";
+
+hotmenu All_I2C_Regs()
+{
+    GEL_WatchAdd("*0x7900,x","I2COAR");
+    GEL_WatchAdd("*0x7901,x","I2CIER");
+    GEL_WatchAdd("*0x7902,x","I2CSTR");
+    GEL_WatchAdd("*0x7903,x","I2CCLKL");
+    GEL_WatchAdd("*0x7904,x","I2CCLKH");
+    GEL_WatchAdd("*0x7905,x","I2CCNT");
+    GEL_WatchAdd("*0x7906,x","I2CDRR");
+    GEL_WatchAdd("*0x7907,x","I2CSAR");
+    GEL_WatchAdd("*0x7908,x","I2CDXR");
+    GEL_WatchAdd("*0x7909,x","I2CMDR");
+    GEL_WatchAdd("*0x790A,x","I2CISRC");
+    GEL_WatchAdd("*0x790C,x","I2CPSC");
+    GEL_WatchAdd("*0x7920,x","I2CFFTX");
+    GEL_WatchAdd("*0x7921,x","I2CFFRX");
+}
+
+
+/********************************************************************/
+/* Peripheral Interrupt Expansion Registers                         */
+/********************************************************************/
+menuitem "Watch Peripheral Interrupt Expansion Registers";
+
+hotmenu All_PIE_Regs()
+{
+    GEL_WatchAdd("*0x0CE0,x","PIECTRL");
+    GEL_WatchAdd("*0x0CE1,x","PIEACK");
+    GEL_WatchAdd("*0x0CE2,x","PIEIER1");
+    GEL_WatchAdd("*0x0CE3,x","PIEIFR1");
+    GEL_WatchAdd("*0x0CE4,x","PIEIER2");
+    GEL_WatchAdd("*0x0CE5,x","PIEIFR2");
+    GEL_WatchAdd("*0x0CE6,x","PIEIER3");
+    GEL_WatchAdd("*0x0CE7,x","PIEIFR3");
+    GEL_WatchAdd("*0x0CE8,x","PIEIER4");
+    GEL_WatchAdd("*0x0CE9,x","PIEIFR4");
+    GEL_WatchAdd("*0x0CEA,x","PIEIER5");
+    GEL_WatchAdd("*0x0CEB,x","PIEIFR5");
+    GEL_WatchAdd("*0x0CEC,x","PIEIER6");
+    GEL_WatchAdd("*0x0CED,x","PIEIFR6");
+    GEL_WatchAdd("*0x0CEE,x","PIEIER7");
+    GEL_WatchAdd("*0x0CEF,x","PIEIFR7");
+    GEL_WatchAdd("*0x0CF0,x","PIEIER8");
+    GEL_WatchAdd("*0x0CF1,x","PIEIFR8");
+    GEL_WatchAdd("*0x0CF2,x","PIEIER9");
+    GEL_WatchAdd("*0x0CF3,x","PIEIFR9");
+    GEL_WatchAdd("*0x0CF4,x","PIEIER10");
+    GEL_WatchAdd("*0x0CF5,x","PIEIFR10");
+    GEL_WatchAdd("*0x0CF6,x","PIEIER11");
+    GEL_WatchAdd("*0x0CF7,x","PIEIFR11");
+    GEL_WatchAdd("*0x0CF8,x","PIEIER12");
+    GEL_WatchAdd("*0x0CF9,x","PIEIFR12");
+}
+hotmenu PIECTRL()
+{
+    GEL_WatchAdd("*0x0CE0,x","PIECTRL");
+}
+hotmenu PIEACK()
+{
+    GEL_WatchAdd("*0x0CE1,x","PIEACK");
+}
+hotmenu PIEIER1_and_PIEIFR1()
+{
+    GEL_WatchAdd("*0x0CE2,x","PIEIER1");
+    GEL_WatchAdd("*0x0CE3,x","PIEIFR1");
+}
+hotmenu PIEIER2_and_PIEIFR2()
+{
+    GEL_WatchAdd("*0x0CE4,x","PIEIER2");
+    GEL_WatchAdd("*0x0CE5,x","PIEIFR2");
+}
+hotmenu PIEIER3_and_PIEIFR3()
+{
+    GEL_WatchAdd("*0x0CE6,x","PIEIER3");
+    GEL_WatchAdd("*0x0CE7,x","PIEIFR3");
+}
+hotmenu PIEIER4_and_PIEIFR4()
+{
+    GEL_WatchAdd("*0x0CE8,x","PIEIER4");
+    GEL_WatchAdd("*0x0CE9,x","PIEIFR4");
+}
+hotmenu PIEIER5_and_PIEIFR5()
+{
+    GEL_WatchAdd("*0x0CEA,x","PIEIER5");
+    GEL_WatchAdd("*0x0CEB,x","PIEIFR5");
+}
+hotmenu PIEIER6_and_PIEIFR6()
+{
+    GEL_WatchAdd("*0x0CEC,x","PIEIER6");
+    GEL_WatchAdd("*0x0CED,x","PIEIFR6");
+}
+hotmenu PIEIER7_and_PIEIFR7()
+{
+    GEL_WatchAdd("*0x0CEE,x","PIEIER7");
+    GEL_WatchAdd("*0x0CEF,x","PIEIFR7");
+}
+hotmenu PIEIER8_and_PIEIFR8()
+{
+    GEL_WatchAdd("*0x0CF0,x","PIEIER8");
+    GEL_WatchAdd("*0x0CF1,x","PIEIFR8");
+}
+hotmenu PIEIER9_and_PIEIFR9()
+{
+    GEL_WatchAdd("*0x0CF2,x","PIEIER9");
+    GEL_WatchAdd("*0x0CF3,x","PIEIFR9");
+}
+hotmenu PIEIFR10_and_PIEIFR10()
+{
+    GEL_WatchAdd("*0x0CF4,x","PIEIER10");
+    GEL_WatchAdd("*0x0CF5,x","PIEIFR10");
+}
+hotmenu PIEIER11_and_PIEIFR11()
+{
+    GEL_WatchAdd("*0x0CF6,x","PIEIER11");
+    GEL_WatchAdd("*0x0CF7,x","PIEIFR11");
+}
+hotmenu PIEIER12_and_PIEIFR12()
+{
+    GEL_WatchAdd("*0x0CF8,x","PIEIER12");
+    GEL_WatchAdd("*0x0CF9,x","PIEIFR12");
+}
+
+
+/********************************************************************/
+/* Serial Communication Interface Registers                         */
+/********************************************************************/
+menuitem "Watch SCI Registers";
+
+hotmenu SCI_A_All_Regs()
+{
+    GEL_WatchAdd("*0x7050,x","SCICCRA");
+    GEL_WatchAdd("*0x7051,x","SCICTL1A");
+    GEL_WatchAdd("*0x7052,x","SCIHBAUDA");
+    GEL_WatchAdd("*0x7053,x","SCILBAUDA");
+    GEL_WatchAdd("*0x7054,x","SCICTL2A");
+    GEL_WatchAdd("*0x7055,x","SCIRXSTA");
+    GEL_WatchAdd("*0x7056,x","SCIRXEMUA");
+    GEL_WatchAdd("*0x7057,x","SCIRXBUFA");
+    GEL_WatchAdd("*0x7059,x","SCITXBUFA");
+    GEL_WatchAdd("*0x705A,x","SCIFFTXA");
+    GEL_WatchAdd("*0x705B,x","SCIFFRXA");
+    GEL_WatchAdd("*0x705C,x","SCIFFCTA");
+    GEL_WatchAdd("*0x705F,x","SCIPRIA");
+}
+hotmenu SCI_A_FIFO_Registers()
+{
+    GEL_WatchAdd("*0x705A,x","SCIFFTXA");
+    GEL_WatchAdd("*0x705B,x","SCIFFRXA");
+    GEL_WatchAdd("*0x705C,x","SCIFFCTA");
+}
+hotmenu SCI_B_All_Regs()
+{
+    GEL_WatchAdd("*0x7750,x","SCICCRB");
+    GEL_WatchAdd("*0x7751,x","SCICTL1B");
+    GEL_WatchAdd("*0x7752,x","SCIHBAUDB");
+    GEL_WatchAdd("*0x7753,x","SCILBAUDB");
+    GEL_WatchAdd("*0x7754,x","SCICTL2B");
+    GEL_WatchAdd("*0x7755,x","SCIRXSTB");
+    GEL_WatchAdd("*0x7756,x","SCIRXEMUB");
+    GEL_WatchAdd("*0x7757,x","SCIRXBUFB");
+    GEL_WatchAdd("*0x7759,x","SCITXBUFB");
+    GEL_WatchAdd("*0x775A,x","SCIFFTXB");
+    GEL_WatchAdd("*0x775B,x","SCIFFRXB");
+    GEL_WatchAdd("*0x775C,x","SCIFFCTB");
+    GEL_WatchAdd("*0x775F,x","SCIPRIB");
+}
+hotmenu SCI_B_FIFO_Registers()
+{
+    GEL_WatchAdd("*0x775A,x","SCIFFTXB");
+    GEL_WatchAdd("*0x775B,x","SCIFFRXB");
+    GEL_WatchAdd("*0x775C,x","SCIFFCTB");
+}
+hotmenu SCI_C_All_Regs()
+{
+    GEL_WatchAdd("*0x7770,x","SCICCRC");
+    GEL_WatchAdd("*0x7771,x","SCICTL1C");
+    GEL_WatchAdd("*0x7772,x","SCIHBAUDC");
+    GEL_WatchAdd("*0x7773,x","SCILBAUDC");
+    GEL_WatchAdd("*0x7774,x","SCICTL2C");
+    GEL_WatchAdd("*0x7775,x","SCIRXSTC");
+    GEL_WatchAdd("*0x7776,x","SCIRXEMUC");
+    GEL_WatchAdd("*0x7777,x","SCIRXBUFC");
+    GEL_WatchAdd("*0x7779,x","SCITXBUFC");
+    GEL_WatchAdd("*0x777A,x","SCIFFTXC");
+    GEL_WatchAdd("*0x777B,x","SCIFFRXC");
+    GEL_WatchAdd("*0x777C,x","SCIFFCTC");
+    GEL_WatchAdd("*0x777F,x","SCIPRIC");
+}
+hotmenu SCI_C_FIFO_Registers()
+{
+    GEL_WatchAdd("*0x777A,x","SCIFFTXC");
+    GEL_WatchAdd("*0x777B,x","SCIFFRXC");
+    GEL_WatchAdd("*0x777C,x","SCIFFCTC");
+}
+
+
+/********************************************************************/
+/* Serial Peripheral Interface Registers                            */
+/********************************************************************/
+menuitem "Watch SPI Registers";
+
+hotmenu SPI_A_All_Regs()
+{
+    GEL_WatchAdd("*0x7040,x","SPIA SPICCR");
+    GEL_WatchAdd("*0x7041,x","SPIA SPICTL");
+    GEL_WatchAdd("*0x7042,x","SPIA SPIST");
+    GEL_WatchAdd("*0x7044,x","SPIA SPIBRR");
+    GEL_WatchAdd("*0x7046,x","SPIA SPIEMU");
+    GEL_WatchAdd("*0x7047,x","SPIA SPIRXBUF");
+    GEL_WatchAdd("*0x7048,x","SPIA SPITXBUF");
+    GEL_WatchAdd("*0x7049,x","SPIA SPIDAT");
+    GEL_WatchAdd("*0x704A,x","SPIA SPIFFTX");
+    GEL_WatchAdd("*0x704B,x","SPIA SPIFFRX");
+    GEL_WatchAdd("*0x704C,x","SPIA SPIFFCT");
+    GEL_WatchAdd("*0x704F,x","SPIA SPIPRI");
+}
+hotmenu SPI_A_FIFO_Registers()
+{
+    GEL_WatchAdd("*0x704A,x","SPIA SPIFFTX");
+    GEL_WatchAdd("*0x704B,x","SPIA SPIFFRX");
+    GEL_WatchAdd("*0x704C,x","SPIA SPIFFCT");
+}
+
+
+/********************************************************************/
+/* Watchdog Timer Registers                                         */
+/********************************************************************/
+menuitem "Watch Watchdog Timer Registers";
+
+hotmenu All_Watchdog_Regs()
+{
+    GEL_WatchAdd("*0x7023,x","WDCNTR");
+    GEL_WatchAdd("*0x7025,x","WDKEY");
+    GEL_WatchAdd("*0x7029,x","WDCR");
+    GEL_WatchAdd("*0x7022,x","SCSR");
+}
+
+/********************************************************************/
+/*** End of file ***/

Source/External/v120/DSP2833x_common/gel/f28332.gel

@@ -0,0 +1,2845 @@
+/********************************************************************/
+/* f28332.gel                                                       */
+/* Version 3.30.2                                                   */
+/*                                                                  */
+/* This GEL file is to be used with the TMS320F28332 DSP.           */
+/* Changes may be required to support specific hardware designs.    */
+/*                                                                  */
+/* Code Composer Studio supports six reserved GEL functions that    */
+/* automatically get executed if they are defined. They are:        */
+/*                                                                  */
+/* StartUp()              - Executed whenever CCS is invoked        */
+/* OnReset()              - Executed after Debug->Reset CPU         */
+/* OnRestart()            - Executed after Debug->Restart           */
+/* OnPreFileLoaded()      - Executed before File->Load Program      */
+/* OnFileLoaded()         - Executed after File->Load Program       */
+/* OnTargetConnect()      - Executed after Debug->Connect           */
+/*                                                                  */
+/********************************************************************/
+
+StartUp()
+{
+
+/* The next line automatically loads the .gel file that comes   */
+/* with the DSP2833x Peripheral Header Files download.  To use, */
+/* uncomment, and adjust the directory path as needed.          */
+//  GEL_LoadGel("c:\\CCStudio_v3.3\\cc\\gel\\DSP2833x_Peripheral.gel");
+
+}
+
+OnReset(int nErrorCode)
+{
+    C28x_Mode();
+    Unlock_CSM();
+    ADC_Cal();
+}
+
+OnRestart(int nErrorCode)
+{
+/* CCS will call OnRestart() when you do a Debug->Restart and   */
+/* after you load a new file.  Between running interrupt based  */
+/* programs, this function will clear interrupts and help keep  */
+/* the processor from going off into invalid memory.            */
+     C28x_Mode();
+     IER = 0;
+     IFR = 0;
+     ADC_Cal();
+}
+
+int TxtOutCtl=0;
+OnPreFileLoaded()
+{
+    XINTF_Enable();
+    if (TxtOutCtl==0)
+    {
+     GEL_TextOut("\nNOTES:\nGel will enable XINTFx16 during Debug only.\nEnable XINTF in code prior to use.");
+     GEL_TextOut("\nFPU Registers can be found via GEL->Watch FPU Registers."); 
+	 TxtOutCtl=1;
+    }
+}
+
+OnFileLoaded(int nErrorCode, int bSymbolsOnly)
+{
+    ADC_Cal();
+}
+
+OnTargetConnect()
+{
+    C28x_Mode();
+    F28332_Memory_Map();            /* Initialize the CCS memory map */
+
+/* Check to see if CCS has been started-up with the DSP already */
+/* running in real-time mode.  The user can add whatever        */
+/* custom initialization stuff they want to each case.          */
+
+    if (GEL_IsInRealtimeMode())     /* Do real-time mode target initialization */
+    {
+
+    }
+    else                            /* Do stop-mode target initialization */
+    {
+        GEL_Reset();                /* Reset DSP */
+    }
+
+}
+
+
+/********************************************************************/
+/* These functions are launched by the GEL_Toolbar button plugin    */
+/********************************************************************/
+GEL_Toolbar1()
+{
+    Run_Realtime_with_Reset();
+}
+GEL_Toolbar2()
+{
+    Run_Realtime_with_Restart();
+}
+GEL_Toolbar3()
+{
+    Full_Halt();
+}
+GEL_Toolbar4()
+{
+    Full_Halt_with_Reset();
+}
+
+int GEL_Toolbar5_Toggle = 0;
+GEL_Toolbar5()
+{
+    if(GEL_Toolbar5_Toggle == 0)
+    {
+        GEL_Toolbar5_Toggle = 1;
+        GEL_OpenWindow("GEL_Buttons",1,4);
+        GEL_TextOut("Button 1: Run_Realtime_with_Reset()","GEL_Buttons",0,0);
+        GEL_TextOut("Button 2: Run_Realtime_with_Restart()","GEL_Buttons",0,1);
+        GEL_TextOut("Button 3: Full_Halt()", "GEL_Buttons",0,2);
+        GEL_TextOut("Button 4: Full_Halt_with_Reset()","GEL_Buttons",0,3);
+    }
+    else
+    {
+        GEL_Toolbar5_Toggle = 0;
+        GEL_CloseWindow("GEL_Buttons");
+    }
+}
+
+
+/********************************************************************/
+/* These functions are useful to engage/dis-enagage realtime        */
+/* emulation mode during debug.  They save the user from having to  */
+/* manually perform these steps in CCS.                             */
+/********************************************************************/
+menuitem "Realtime Emulation Control";
+
+hotmenu Run_Realtime_with_Reset()
+{
+    GEL_Reset();                /* Reset the DSP */
+    ST1 = ST1 & 0xFFFD;         /* clear DBGM bit in ST1 */
+    GEL_EnableRealtime();       /* Enable Realtime mode */
+    GEL_Run();                  /* Run the DSP */
+}
+hotmenu Run_Realtime_with_Restart()
+{
+    GEL_Restart();              /* Reset the DSP */
+    ST1 = ST1 & 0xFFFD;         /* clear DBGM bit in ST1 */
+    GEL_EnableRealtime();       /* Enable Realtime mode */
+    GEL_Run();                  /* Run the DSP */
+}
+hotmenu Full_Halt()
+{
+    GEL_DisableRealtime();      /* Disable Realtime mode */
+    GEL_Halt();                 /* Halt the DSP */
+}
+hotmenu Full_Halt_with_Reset()
+{
+    GEL_DisableRealtime();      /* Disable Realtime mode */
+    GEL_Halt();                 /* Halt the DSP */
+    GEL_Reset();                /* Reset the DSP */
+}
+
+
+/********************************************************************/
+/*                         F28332 Memory Map                        */
+/*                                                                  */
+/*   Note: M0M1MAP and VMAP signals tied high on F28332 core        */
+/*                                                                  */
+/*   0x000000 - 0x0003ff   M0 SARAM                (Prog and Data)  */
+/*   0x000400 - 0x0007ff   M1 SARAM                (Prog and Data)  */
+/*   0x000800 - 0x001fff   Peripheral Frame0 (PF0) (Data only)      */
+/*   0x004000 - 0x004fff   XINTF Zone 0            (Prog and Data)  */
+/*   0x005000 - 0x005fff   Peripheral Frame3 (PF3) (Data only)      */
+/*   0x006000 - 0x006fff   Peripheral Frame1 (PF1) (Data only)      */
+/*   0x007000 - 0x007fff   Peripheral Frame2 (PF2) (Data only)      */
+/*   0x008000 - 0x008fff   L0 SARAM                (Prog and Data)  */
+/*   0x009000 - 0x009fff   L1 SARAM                (Prog and Data)  */
+/*   0x00A000 - 0x00Afff   L2 SARAM                (Prog and Data)  */
+/*   0x00B000 - 0x00Bfff   L3 SARAM                (Prog and Data)  */
+/*   0x00C000 - 0x00Cfff   L4 SARAM                (Prog and Data)  */
+/*   0x00D000 - 0x00Dfff   L5 SARAM                (Prog and Data)  */
+/*   0x100000 - 0x1fffff   XINTF Zone 6            (Prog and Data)  */
+/*   0x200000 - 0x2fffff   XINTF Zone 7            (Prog and Data)  */
+/*   0x330000 - 0x33ffff   Flash                   (Prog and Data)  */
+/*   0x380080 - 0x380088   ADC_cal function        (Prog and Data)  */
+/*   0x380090 - 0x380090   PARTID value            (Prog and Data)  */
+/*   0x380400 - 0x3807ff   OTP                     (Prog and Data)  */
+/*   0x3f8000 - 0x3f8fff   L0 SARAM                (Prog and Data)  */
+/*   0x3f9000 - 0x3f9fff   L1 SARAM                (Prog and Data)  */
+/*   0x3fA000 - 0x3fAfff   L2 SARAM                (Prog and Data)  */
+/*   0x3fB000 - 0x3fBfff   L3 SARAM                (Prog and Data)  */
+/*   0x3fe000 - 0x3fffff   BOOT ROM                (Prog and Data)  */
+/********************************************************************/
+menuitem "Initialize Memory Map";
+
+hotmenu F28332_Memory_Map()
+{
+    GEL_MapReset();
+    GEL_MapOn();
+
+    /* Program memory map */
+    GEL_MapAdd(0x0,0,0x400,1,1);                 /* M0 SARAM        */
+    GEL_MapAdd(0x400,0,0x400,1,1);               /* M1 SARAM        */
+    GEL_MapAdd(0x4000,0,0x1000,1,1);             /* Zone 0          */
+    GEL_MapAdd(0x8000,0,0x1000,1,1);             /* L0 SARAM        */
+    GEL_MapAdd(0x9000,0,0x1000,1,1);             /* L1 SARAM        */
+    GEL_MapAdd(0xA000,0,0x1000,1,1);             /* L2 SARAM        */
+    GEL_MapAdd(0xB000,0,0x1000,1,1);             /* L3 SARAM        */
+    GEL_MapAdd(0xC000,0,0x1000,1,1);             /* L4 SARAM        */
+    GEL_MapAdd(0xD000,0,0x1000,1,1);             /* L5 SARAM        */
+    GEL_MapAdd(0x100000,0,0x100000,1,1);         /* Zone 6          */
+    GEL_MapAdd(0x200000,0,0x100000,1,1);         /* Zone 7          */
+    GEL_MapAdd(0x330000,0,0x10000,1,0);          /* FLASH           */
+    GEL_MapAdd(0x380080,0,0x00009,1,0);          /* ADC_cal function*/
+    GEL_MapAdd(0x380090,0,0x00001,1,0);          /* PARTID value    */
+    GEL_MapAdd(0x380400,0,0x00400,1,0);          /* OTP             */
+    GEL_MapAdd(0x3f8000,0,0x1000,1,1);           /* L0 SARAM Mirror */
+    GEL_MapAdd(0x3f9000,0,0x1000,1,1);           /* L1 SARAM Mirror */
+    GEL_MapAdd(0x3fA000,0,0x1000,1,1);           /* L2 SARAM Mirror */
+    GEL_MapAdd(0x3fb000,0,0x1000,1,1);           /* L3 SARAM Mirror */
+    GEL_MapAdd(0x3fe000,0,0x2000,1,0);           /* BOOT ROM        */
+
+    /* Data memory map */
+    GEL_MapAdd(0x000,1,0x400,1,1);               /* M0 SARAM        */
+    GEL_MapAdd(0x400,1,0x400,1,1);               /* M1 SARAM        */
+    GEL_MapAdd(0x800,1,0x1800,1,1);              /* PF0             */
+    GEL_MapAdd(0x4000,1,0x1000,1,1);             /* Zone 0          */
+    GEL_MapAdd(0x5000,1,0x1000,1,1);             /* PF3             */
+    GEL_MapAdd(0x6000,1,0x1000,1,1);             /* PF1             */
+    GEL_MapAddStr(0x7000,1,0x1000,"R|W|AS2",0);  /* PF2             */
+    GEL_MapAdd(0x8000,1,0x1000,1,1);             /* L0 SARAM        */
+    GEL_MapAdd(0x9000,1,0x1000,1,1);             /* L1 SARAM        */
+    GEL_MapAdd(0xA000,1,0x1000,1,1);             /* L2 SARAM        */
+    GEL_MapAdd(0xB000,1,0x1000,1,1);             /* L3 SARAM        */
+    GEL_MapAdd(0xC000,1,0x1000,1,1);             /* L4 SARAM        */
+    GEL_MapAdd(0xD000,1,0x1000,1,1);             /* L5 SARAM        */
+    GEL_MapAdd(0x100000,1,0x100000,1,1);         /* Zone 6          */
+    GEL_MapAdd(0x200000,1,0x100000,1,1);         /* Zone 7          */
+    GEL_MapAdd(0x330000,1,0x10000,1,0);          /* FLASH           */
+    GEL_MapAdd(0x380080,1,0x00009,1,0);          /* ADC_cal function*/
+    GEL_MapAdd(0x380090,1,0x00001,1,0);          /* PARTID value    */
+    GEL_MapAdd(0x380400,1,0x00400,1,0);          /* OTP             */
+    GEL_MapAdd(0x3f8000,1,0x1000,1,1);           /* L0 SARAM Mirror */
+    GEL_MapAdd(0x3f9000,1,0x1000,1,1);           /* L1 SARAM Mirror */
+    GEL_MapAdd(0x3fA000,1,0x1000,1,1);           /* L2 SARAM Mirror */
+    GEL_MapAdd(0x3fb000,1,0x1000,1,1);           /* L3 SARAM Mirror */
+    GEL_MapAdd(0x3fe000,1,0x2000,1,0);           /* BOOT ROM        */
+}
+
+
+/********************************************************************/
+/* The ESTOP0 fill functions are useful for debug.  They fill the   */
+/* RAM with software breakpoints that will trap runaway code.       */
+/********************************************************************/
+hotmenu Fill_F28332_RAM_with_ESTOP0()
+{
+    GEL_MemoryFill(0x000000,1,0x000800,0x7625);      /* Fill M0/M1  */
+    GEL_MemoryFill(0x008000,1,0x002000,0x7625);      /* Fill L0/L1  */
+    GEL_MemoryFill(0x00A000,1,0x002000,0x7625);      /* Fill L2/L3  */
+    GEL_MemoryFill(0x00C000,1,0x002000,0x7625);      /* Fill L4/L5  */
+}
+
+
+/********************************************************************/
+menuitem "Watchdog";
+hotmenu Disable_WD()
+{
+    *0x7029 = *0x7029 | 0x0068;                /* Set the WDDIS bit */
+    *0x7025 = 0x0055;                          /* Service the WD    */
+    *0x7025 = 0x00AA;                          /*  once to be safe. */
+    GEL_TextOut("\nWatchdog Timer Disabled");
+}
+
+
+/********************************************************************/
+menuitem "Code Security Module"
+hotmenu Unlock_CSM()
+{
+    /* Perform dummy reads of the password locations */
+    XAR0 = *0x33FFF8;
+    XAR0 = *0x33FFF9;
+    XAR0 = *0x33FFFA;
+    XAR0 = *0x33FFFB;
+    XAR0 = *0x33FFFC;
+    XAR0 = *0x33FFFD;
+    XAR0 = *0x33FFFE;
+    XAR0 = *0x33FFFF;
+
+    /* Write passwords to the KEY registers.  0xFFFF's are dummy passwords.
+       User should replace them with the correct password for their DSP */
+    *0xAE0 = 0xFFFF;
+    *0xAE1 = 0xFFFF;
+    *0xAE2 = 0xFFFF;
+    *0xAE3 = 0xFFFF;
+    *0xAE4 = 0xFFFF;
+    *0xAE5 = 0xFFFF;
+    *0xAE6 = 0xFFFF;
+    *0xAE7 = 0xFFFF;
+}
+
+
+/********************************************************************/
+menuitem "Addressing Modes";
+hotmenu C28x_Mode()
+{
+    ST1 = ST1 & (~0x0100);      /*   AMODE = 0  */
+    ST1 = ST1 | 0x0200;         /* OBJMODE = 1  */
+}
+hotmenu C24x_Mode()
+{
+    ST1 = ST1 | 0x0100;         /*   AMODE = 1  */
+    ST1 = ST1 | 0x0200;         /* OBJMODE = 1  */
+}
+hotmenu C27x_Mode()
+{
+    ST1 = ST1 & (~0x0100);      /*   AMODE = 0  */
+    ST1 = ST1 & (~0x0200);      /* OBJMODE = 0  */
+}
+
+
+/********************************************************************/
+/*                            PLL Ratios                            */
+/*                                                                  */
+/* The following table describes the PLL clocking ratios (0..10)    */
+/*                                                                  */
+/*   Ratio        CLKIN         Description                         */
+/*   -----    --------------    ------------                        */
+/*     0      OSCCLK/2          PLL bypassed                        */
+/*     1      (OSCCLK * 1)/2    10 Mhz for 20 Mhz CLKIN             */
+/*     2      (OSCCLK * 2)/2    20 Mhz for 20 Mhz CLKIN             */
+/*     3      (OSCCLK * 3)/2    30 Mhz for 20 Mhz CLKIN             */
+/*     4      (OSCCLK * 4)/2    40 Mhz for 20 Mhz CLKIN             */
+/*     5      (OSCCLK * 5)/2    50 Mhz for 20 Mhz CLKIN             */
+/*     6      (OSCCLK * 6)/2    60 Mhz for 20 Mhz CLKIN             */
+/*     7      (OSCCLK * 7)/2    70 Mhz for 20 Mhz CLKIN             */
+/*     8      (OSCCLK * 8)/2    80 Mhz for 20 Mhz CLKIN             */
+/*     9      (OSCCLK * 9)/2    90 Mhz for 20 Mhz CLKIN             */
+/*    10      (OSCCLK * 10)/2  100 Mhz for 20 Mhz CLKIN             */
+/********************************************************************/
+menuitem "Set PLL Ratio";
+
+hotmenu Bypass()
+{
+    DIVSEL_div2();     /* DIVSEL = 1/2                      */
+    *0x7021 = 0;       /* CLKIN = OSCCLK/2, PLL is bypassed */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x1_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 1;      /* CLKIN = (OSCCLK * 1)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x2_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 2;      /* CLKIN = (OSCCLK * 2)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x3_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 3;      /* CLKIN = (OSCCLK * 3)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x4_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 4;      /* CLKIN = (OSCCLK * 4)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x5_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 5;      /* CLKIN = (OSCCLK * 5)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x6_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 6;      /* CLKIN = (OSCCLK * 6)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x7_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 7;      /* CLKIN = (OSCCLK * 7)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x8_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 8;      /* CLKIN = (OSCCLK * 8)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x9_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 9;      /* CLKIN = (OSCCLK * 9)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x10_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 10;     /* CLKIN = (OSCCLK * 10)/2 */
+    PLL_Wait();
+}
+// hotmenu OSCCLK_x1_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 1;      /* CLKIN = (OSCCLK * 1)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x2_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 2;      /* CLKIN = (OSCCLK * 2)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x3_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 3;      /* CLKIN = (OSCCLK * 3)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x4_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 4;      /* CLKIN = (OSCCLK * 4)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x5_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 5;      /* CLKIN = (OSCCLK * 5)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x6_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 6;      /* CLKIN = (OSCCLK * 6)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x7_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 7;      /* CLKIN = (OSCCLK * 7)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x8_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 8;      /* CLKIN = (OSCCLK * 8)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x9_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 9;      /* CLKIN = (OSCCLK * 9)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x10_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 10;     /* CLKIN = (OSCCLK * 10)/1 */
+//     PLL_Wait();
+// }
+
+
+
+/********************************************************************/
+/* For F2833x devices, DIVSEL is 1/4 by default.  Switch it to 1/2  */
+/********************************************************************/
+
+DIVSEL_div2()
+{
+    int temp;
+    int PLLSTS;
+
+    PLLSTS = 0x7011;
+
+    temp  = *PLLSTS; 
+    temp &=  0xFE7F;   /* Clear bits 7 & 8 */
+    temp |= 2 << 7;    /* Set bit 8        */
+    *PLLSTS = temp;    /* Switch to 1/2    */
+}
+
+
+
+/********************************************************************/
+/* For F2833x devices, DIVSEL is 1/4 by default.  Switch it to /1   */
+/********************************************************************/
+
+DIVSEL_div1()
+{
+    int temp;
+    int PLLSTS;
+
+    PLLSTS = 0x7011;
+    
+    DIVSEL_div2();     /* First switch DIVSEL to 1/2 and wait */
+    wait();  
+    temp  = *PLLSTS; 
+    temp |= 3 << 7;    /* Set bits 7 & 8   */
+    *PLLSTS = temp;    /* Switch to 1/2    */
+}
+
+wait()
+{
+    int delay = 0;
+    for (delay = 0; delay <= 5; delay ++)
+    {}
+}
+
+/********************************************************************/
+/* For F2833x devices, check the PLLOCKS bit for PLL lock.          */
+/********************************************************************/
+PLL_Wait()
+{
+    int PLLSTS;
+    int delay = 0;
+
+    PLLSTS = 0x7011;
+    
+    
+    while ( ( (unsigned int)*PLLSTS & 0x0001) != 0x0001)
+    {
+        delay++;
+        GEL_TextOut("Waiting for PLL Lock, PLLSTS = %x\n",,,,,(unsigned int)*PLLSTS);
+    }
+    GEL_TextOut("\nPLL lock complete, PLLSTS = %x\n",,,,,(unsigned int)*PLLSTS);
+}
+
+
+/********************************************************************/
+/* Load the ADC Calibration values from TI OTP                      */
+/********************************************************************/
+menuitem "ADC Calibration"
+hotmenu ADC_Cal()
+{
+    /* Perform dummy reads of the password locations */
+    XAR0 = *0x33FFF8;
+    XAR0 = *0x33FFF9;
+    XAR0 = *0x33FFFA;
+    XAR0 = *0x33FFFB;
+    XAR0 = *0x33FFFC;
+    XAR0 = *0x33FFFD;
+    XAR0 = *0x33FFFE;
+    XAR0 = *0x33FFFF;
+
+    if(((*0x0AEF) & 0x0001) == 0)
+    {
+        XAR0 = *0x701C;
+        *0x701C |= 0x0008;  
+	*0x711C = *0x380083;
+        *0x711D = *0x380085;
+        *0x701C = XAR0;
+	XAR0 = 0;
+       
+     } 
+     else
+     {
+        GEL_TextOut("\nADC Calibration not complete, device is secure"); 
+     }
+}
+
+/********************************************************************/
+/* Enable the XINTF and configure GPIOs for XINTF function          */
+/********************************************************************/
+menuitem "XINTF Enable"
+hotmenu XINTF_Enable()
+{
+
+   /* enable XINTF clock (XTIMCLK) */
+
+   *0x7020 = 0x3700;                          
+   /* GPBMUX1: XA0-XA7, XA16, XZCS0,        */
+   /*          XZCS7, XREADY, XRNW, XWE0    */
+   /* GPAMUX2: XA17-XA19, XZCS6             */
+   /* GPCMUX2: XA8-XA15                     */         
+   /* GPCMUX1: XD0-XD15                     */
+   *(unsigned long *)0x6F96 = 0xFFFFFFC0;   /* GPBMUX1 */
+   *(unsigned long *)0x6f88 = 0xFF000000;   /* GPAMUX2 */  
+   *(unsigned long *)0x6FA8 = 0x0000AAAA;   /* GPCMUX2 */  
+   *(unsigned long *)0x6FA6 = 0xAAAAAAAA;   /* GPCMUX1 */
+
+   /* Uncomment for x32 data bus            */
+   /* GPBMUX2: XD16-XD31                    */
+// *(unsigned long *)0x6F98 = 0xFFFFFFFF;   /* GPBMUX2 */ 
+   
+   /* Zone timing.  
+   /* Each zone can be configured seperately */
+   /* Uncomment the x16 or the x32 timing    */
+   /* depending on the data bus width for    */
+   /* the zone                               */
+
+   /* x16 Timing */
+   *(unsigned long *)0x0B20 = 0x0043FFFF;    /* Zone0 */
+   *(unsigned long *)0x0B2C = 0x0043FFFF;    /* Zone6 */
+   *(unsigned long *)0x0B2E = 0x0043FFFF;    /* Zone7 */
+
+   /* x32 Timing:
+// *(unsigned long *)0x0B20 = 0x0041FFFF;    /* x32 */
+// *(unsigned long *)0x0B2C = 0x0041FFFF;    /* x32 */
+// *(unsigned long *)0x0B2E = 0x0041FFFF;    /* x32 */
+
+}
+
+/********************************************************************/
+/* The below are used to display the symbolic names of the F28332   */
+/* memory mapped registers in the watch window. To view these       */
+/* registers, click on the GEL menu button in Code Composer Studio, */
+/* then select which registers or groups of registers you want to   */
+/* view. They will appear in the watch window under the Watch1 tab. */
+/********************************************************************/
+
+/* Add a space line to the GEL menu */
+menuitem "______________________________________";
+hotmenu __() {}
+
+/********************************************************************/
+/* A/D Converter Registers                                          */
+/********************************************************************/
+menuitem "Watch ADC Registers";
+
+hotmenu All_ADC_Regs()
+{
+    GEL_WatchAdd("*0x7100,x","ADCTRL1");
+    GEL_WatchAdd("*0x7101,x","ADCTRL2");
+    GEL_WatchAdd("*0x7102,x","ADCMAXCONV");
+    GEL_WatchAdd("*0x7103,x","ADCCHSELSEQ1");
+    GEL_WatchAdd("*0x7104,x","ADCCHSELSEQ2");
+    GEL_WatchAdd("*0x7105,x","ADCCHSELSEQ3");
+    GEL_WatchAdd("*0x7106,x","ADCCHSELSEQ4");
+    GEL_WatchAdd("*0x7107,x","ADCASEQSR");
+    GEL_WatchAdd("*0x7108,x","ADCRESULT0");
+    GEL_WatchAdd("*0x7109,x","ADCRESULT1");
+    GEL_WatchAdd("*0x710A,x","ADCRESULT2");
+    GEL_WatchAdd("*0x710B,x","ADCRESULT3");
+    GEL_WatchAdd("*0x710C,x","ADCRESULT4");
+    GEL_WatchAdd("*0x710D,x","ADCRESULT5");
+    GEL_WatchAdd("*0x710E,x","ADCRESULT6");
+    GEL_WatchAdd("*0x710F,x","ADCRESULT7");
+    GEL_WatchAdd("*0x7110,x","ADCRESULT8");
+    GEL_WatchAdd("*0x7111,x","ADCRESULT9");
+    GEL_WatchAdd("*0x7112,x","ADCRESULT10");
+    GEL_WatchAdd("*0x7113,x","ADCRESULT11");
+    GEL_WatchAdd("*0x7114,x","ADCRESULT12");
+    GEL_WatchAdd("*0x7115,x","ADCRESULT13");
+    GEL_WatchAdd("*0x7116,x","ADCRESULT14");
+    GEL_WatchAdd("*0x7117,x","ADCRESULT15");
+    GEL_WatchAdd("*0x7118,x","ADCTRL3");
+    GEL_WatchAdd("*0x7119,x","ADCST");
+    GEL_WatchAdd("*0x711C,x","ADCREFSEL");
+    GEL_WatchAdd("*0x711D,x","ADCOFFTRIM");
+
+    GEL_WatchAdd("*0x0B00,x","ADCRESULT0 Mirror");
+    GEL_WatchAdd("*0x0B01,x","ADCRESULT1 Mirror");
+    GEL_WatchAdd("*0x0B02,x","ADCRESULT2 Mirror");
+    GEL_WatchAdd("*0x0B03,x","ADCRESULT3 Mirror");
+    GEL_WatchAdd("*0x0B04,x","ADCRESULT4 Mirror");
+    GEL_WatchAdd("*0x0B05,x","ADCRESULT5 Mirror");
+    GEL_WatchAdd("*0x0B06,x","ADCRESULT6 Mirror");
+    GEL_WatchAdd("*0x0B07,x","ADCRESULT7 Mirror");
+    GEL_WatchAdd("*0x0B08,x","ADCRESULT8 Mirror");
+    GEL_WatchAdd("*0x0B09,x","ADCRESULT9 Mirror");
+    GEL_WatchAdd("*0x0B0A,x","ADCRESULT10 Mirror");
+    GEL_WatchAdd("*0x0B0B,x","ADCRESULT11 Mirror");
+    GEL_WatchAdd("*0x0B0C,x","ADCRESULT12 Mirror");
+    GEL_WatchAdd("*0x0B0D,x","ADCRESULT13 Mirror");
+    GEL_WatchAdd("*0x0B0E,x","ADCRESULT14 Mirror");
+    GEL_WatchAdd("*0x0B0F,x","ADCRESULT15 Mirror");
+}
+hotmenu ADC_Control_Regs()
+{
+    GEL_WatchAdd("*0x7100,x","ADCTRL1");
+    GEL_WatchAdd("*0x7101,x","ADCTRL2");
+    GEL_WatchAdd("*0x7102,x","ADCMAXCONV");
+    GEL_WatchAdd("*0x7107,x","ADCASEQSR");
+    GEL_WatchAdd("*0x7118,x","ADCTRL3");
+    GEL_WatchAdd("*0x7119,x","ADCST");
+    GEL_WatchAdd("*0x711C,x","ADCREFSEL");
+    GEL_WatchAdd("*0x711D,x","ADCOFFTRIM");
+}
+hotmenu ADCCHSELSEQx_Regs()
+{
+    GEL_WatchAdd("*0x7103,x","ADCCHSELSEQ1");
+    GEL_WatchAdd("*0x7104,x","ADCCHSELSEQ2");
+    GEL_WatchAdd("*0x7105,x","ADCCHSELSEQ3");
+    GEL_WatchAdd("*0x7106,x","ADCCHSELSEQ4");
+}
+hotmenu ADCRESULT_0_to_7()
+{
+    GEL_WatchAdd("*0x7108,x","ADCRESULT0");
+    GEL_WatchAdd("*0x7109,x","ADCRESULT1");
+    GEL_WatchAdd("*0x710A,x","ADCRESULT2");
+    GEL_WatchAdd("*0x710B,x","ADCRESULT3");
+    GEL_WatchAdd("*0x710C,x","ADCRESULT4");
+    GEL_WatchAdd("*0x710D,x","ADCRESULT5");
+    GEL_WatchAdd("*0x710E,x","ADCRESULT6");
+    GEL_WatchAdd("*0x710F,x","ADCRESULT7");
+}
+hotmenu ADCRESULT_8_to_15()
+{
+    GEL_WatchAdd("*0x7110,x","ADCRESULT8");
+    GEL_WatchAdd("*0x7111,x","ADCRESULT9");
+    GEL_WatchAdd("*0x7112,x","ADCRESULT10");
+    GEL_WatchAdd("*0x7113,x","ADCRESULT11");
+    GEL_WatchAdd("*0x7114,x","ADCRESULT12");
+    GEL_WatchAdd("*0x7115,x","ADCRESULT13");
+    GEL_WatchAdd("*0x7116,x","ADCRESULT14");
+    GEL_WatchAdd("*0x7117,x","ADCRESULT15");
+}
+hotmenu ADCRESULT_Mirror_0_to_7()
+{
+    GEL_WatchAdd("*0x0B00,x","ADCRESULT0 Mirror");
+    GEL_WatchAdd("*0x0B01,x","ADCRESULT1 Mirror");
+    GEL_WatchAdd("*0x0B02,x","ADCRESULT2 Mirror");
+    GEL_WatchAdd("*0x0B03,x","ADCRESULT3 Mirror");
+    GEL_WatchAdd("*0x0B04,x","ADCRESULT4 Mirror");
+    GEL_WatchAdd("*0x0B05,x","ADCRESULT5 Mirror");
+    GEL_WatchAdd("*0x0B06,x","ADCRESULT6 Mirror");
+    GEL_WatchAdd("*0x0B07,x","ADCRESULT7 Mirror");
+}
+hotmenu ADCRESULT_Mirror_8_to_15()
+{
+    GEL_WatchAdd("*0x0B08,x","ADCRESULT8 Mirror");
+    GEL_WatchAdd("*0x0B09,x","ADCRESULT9 Mirror");
+    GEL_WatchAdd("*0x0B0A,x","ADCRESULT10 Mirror");
+    GEL_WatchAdd("*0x0B0B,x","ADCRESULT11 Mirror");
+    GEL_WatchAdd("*0x0B0C,x","ADCRESULT12 Mirror");
+    GEL_WatchAdd("*0x0B0D,x","ADCRESULT13 Mirror");
+    GEL_WatchAdd("*0x0B0E,x","ADCRESULT14 Mirror");
+    GEL_WatchAdd("*0x0B0F,x","ADCRESULT15 Mirror");
+}
+
+
+/********************************************************************/
+/* Clocking and Low-Power Registers                                 */
+/********************************************************************/
+menuitem "Watch Clocking and Low-Power Registers";
+
+hotmenu All_Clocking_and_Low_Power_Regs()
+{
+    GEL_WatchAdd("*0x7010,x","XCLK");
+    GEL_WatchAdd("*0x7011,x","PLLSTS");
+    GEL_WatchAdd("*0x701A,x","HISPCP");
+    GEL_WatchAdd("*0x701B,x","LOSPCP");
+    GEL_WatchAdd("*0x701C,x","PCLKCR0");
+    GEL_WatchAdd("*0x701D,x","PCLKCR1");
+    GEL_WatchAdd("*0x701E,x","LPMCR0");
+    GEL_WatchAdd("*0x7020,x","PCLKCR3");
+    GEL_WatchAdd("*0x7021,x","PLLCR");
+}
+
+/********************************************************************/
+/* Code Security Module Registers                                   */
+/********************************************************************/
+menuitem "Watch Code Security Module Registers";
+
+hotmenu CSMSCR()
+{
+    GEL_WatchAdd("*0x0AEF,x","CSMSCR");
+    GEL_WatchAdd("(*0x0AEF>>15)&1,d"," FORCESEC bit");
+    GEL_WatchAdd("(*0x0AEF)&1,d","     SECURE bit");
+}
+hotmenu PWL_Locations()
+{
+    GEL_WatchAdd("*0x33FFF8,x","PWL0");
+    GEL_WatchAdd("*0x33FFF9,x","PWL1");
+    GEL_WatchAdd("*0x33FFFA,x","PWL2");
+    GEL_WatchAdd("*0x33FFFB,x","PWL3");
+    GEL_WatchAdd("*0x33FFFC,x","PWL4");
+    GEL_WatchAdd("*0x33FFFD,x","PWL5");
+    GEL_WatchAdd("*0x33FFFE,x","PWL6");
+    GEL_WatchAdd("*0x33FFFF,x","PWL7");
+}
+
+
+/********************************************************************/
+/* CPU Timer Registers                                              */
+/********************************************************************/
+menuitem "Watch CPU Timer Registers";
+
+hotmenu All_CPU_Timer0_Regs()
+{
+    GEL_WatchAdd("*0x0C00,x","TIMER0TIM");
+    GEL_WatchAdd("*0x0C01,x","TIMER0TIMH");
+    GEL_WatchAdd("*0x0C02,x","TIMER0PRD");
+    GEL_WatchAdd("*0x0C03,x","TIMER0PRDH");
+    GEL_WatchAdd("*0x0C04,x","TIMER0TCR");
+    GEL_WatchAdd("*0x0C06,x","TIMER0TPR");
+    GEL_WatchAdd("*0x0C07,x","TIMER0TPRH");
+}
+hotmenu All_CPU_Timer1_Regs()
+{
+    GEL_WatchAdd("*0x0C08,x","TIMER1TIM");
+    GEL_WatchAdd("*0x0C09,x","TIMER1TIMH");
+    GEL_WatchAdd("*0x0C0A,x","TIMER1PRD");
+    GEL_WatchAdd("*0x0C0B,x","TIMER1PRDH");
+    GEL_WatchAdd("*0x0C0C,x","TIMER1TCR");
+    GEL_WatchAdd("*0x0C0E,x","TIMER1TPR");
+    GEL_WatchAdd("*0x0C0F,x","TIMER1TPRH");
+}
+hotmenu All_CPU_Timer2_Regs()
+{
+    GEL_WatchAdd("*0x0C10,x","TIMER2TIM");
+    GEL_WatchAdd("*0x0C11,x","TIMER2TIMH");
+    GEL_WatchAdd("*0x0C12,x","TIMER2PRD");
+    GEL_WatchAdd("*0x0C13,x","TIMER2PRDH");
+    GEL_WatchAdd("*0x0C14,x","TIMER2TCR");
+    GEL_WatchAdd("*0x0C16,x","TIMER2TPR");
+    GEL_WatchAdd("*0x0C17,x","TIMER2TPRH");
+}
+
+
+/********************************************************************/
+/* Device Emulation Registers                                       */
+/********************************************************************/
+menuitem "Watch Device Emulation Registers";
+
+hotmenu All_Emulation_Regs()
+{
+    GEL_WatchAdd("*(long *)0x0880,x","DEVICECNF");
+    GEL_WatchAdd("*0x0882,x","CLASSID");
+    GEL_WatchAdd("*0x0883,x","REVID");
+    GEL_WatchAdd("*0x0884,x","PROTSTART");
+    GEL_WatchAdd("*0x0885,x","PROTRANGE");
+    GEL_WatchAdd("*0x380090,x","PARTID");    
+}
+
+/********************************************************************/
+/* DMA Registers                                                    */
+/********************************************************************/
+menuitem "Watch DMA Registers";
+
+hotmenu All_DMA_Regs()
+{
+    GEL_WatchAdd("*0x1000,x","DMACTRL");
+    GEL_WatchAdd("*0x1001,x","DEBUGCTRL");
+    GEL_WatchAdd("*0x1002,x","REVISION");
+    GEL_WatchAdd("*0x1004,x","PRIORITYCTRL1");
+    GEL_WatchAdd("*0x1006,x","PRIORITYSTAT");
+
+    GEL_WatchAdd("*0x1020,x","DMA Ch1 MODE");
+    GEL_WatchAdd("*0x1021,x","DMA Ch1 CONTROL");
+    GEL_WatchAdd("*0x1022,x","DMA Ch1 BURST_SIZE");
+    GEL_WatchAdd("*0x1023,x","DMA Ch1 BURST_COUNT");
+    GEL_WatchAdd("*0x1024,x","DMA Ch1 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1025,x","DMA Ch1 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1026,x","DMA Ch1 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1027,x","DMA Ch1 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1028,x","DMA Ch1 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1029,x","DMA Ch1 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x102A,x","DMA Ch1 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x102B,x","DMA Ch1 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x102C,x","DMA Ch1 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x102D,x","DMA Ch1 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x102E,x","DMA Ch1 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x102F,x","DMA Ch1 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1030,x","DMA Ch1 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1032,x","DMA Ch1 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1034,x","DMA Ch1 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1036,x","DMA Ch1 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1038,x","DMA Ch1 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x103A,x","DMA Ch1 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x103C,x","DMA Ch1 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x103E,x","DMA Ch1 DST_ADDR_ACTIVE");
+
+    GEL_WatchAdd("*0x1040,x","DMA Ch2 MODE");
+    GEL_WatchAdd("*0x1041,x","DMA Ch2 CONTROL");
+    GEL_WatchAdd("*0x1042,x","DMA Ch2 BURST_SIZE");
+    GEL_WatchAdd("*0x1043,x","DMA Ch2 BURST_COUNT");
+    GEL_WatchAdd("*0x1044,x","DMA Ch2 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1045,x","DMA Ch2 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1046,x","DMA Ch2 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1047,x","DMA Ch2 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1048,x","DMA Ch2 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1049,x","DMA Ch2 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x104A,x","DMA Ch2 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x104B,x","DMA Ch2 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x104C,x","DMA Ch2 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x104D,x","DMA Ch2 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x104E,x","DMA Ch2 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x104F,x","DMA Ch2 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1050,x","DMA Ch2 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1052,x","DMA Ch2 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1054,x","DMA Ch2 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1056,x","DMA Ch2 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1058,x","DMA Ch2 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x105A,x","DMA Ch2 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x105C,x","DMA Ch2 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x105E,x","DMA Ch2 DST_ADDR_ACTIVE");
+
+    GEL_WatchAdd("*0x1060,x","DMA Ch3 MODE");
+    GEL_WatchAdd("*0x1061,x","DMA Ch3 CONTROL");
+    GEL_WatchAdd("*0x1062,x","DMA Ch3 BURST_SIZE");
+    GEL_WatchAdd("*0x1063,x","DMA Ch3 BURST_COUNT");
+    GEL_WatchAdd("*0x1064,x","DMA Ch3 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1065,x","DMA Ch3 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1066,x","DMA Ch3 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1067,x","DMA Ch3 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1068,x","DMA Ch3 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1069,x","DMA Ch3 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x106A,x","DMA Ch3 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x106B,x","DMA Ch3 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x106C,x","DMA Ch3 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x106D,x","DMA Ch3 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x106E,x","DMA Ch3 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x106F,x","DMA Ch3 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1070,x","DMA Ch3 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1072,x","DMA Ch3 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1074,x","DMA Ch3 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1076,x","DMA Ch3 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1078,x","DMA Ch3 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x107A,x","DMA Ch3 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x107C,x","DMA Ch3 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x107E,x","DMA Ch3 DST_ADDR_ACTIVE");
+
+    GEL_WatchAdd("*0x1080,x","DMA Ch4 MODE");
+    GEL_WatchAdd("*0x1081,x","DMA Ch4 CONTROL");
+    GEL_WatchAdd("*0x1082,x","DMA Ch4 BURST_SIZE");
+    GEL_WatchAdd("*0x1083,x","DMA Ch4 BURST_COUNT");
+    GEL_WatchAdd("*0x1084,x","DMA Ch4 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1085,x","DMA Ch4 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1086,x","DMA Ch4 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1087,x","DMA Ch4 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1088,x","DMA Ch4 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1089,x","DMA Ch4 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x108A,x","DMA Ch4 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x108B,x","DMA Ch4 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x108C,x","DMA Ch4 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x108D,x","DMA Ch4 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x108E,x","DMA Ch4 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x108F,x","DMA Ch4 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1090,x","DMA Ch4 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1092,x","DMA Ch4 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1094,x","DMA Ch4 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1096,x","DMA Ch4 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1098,x","DMA Ch4 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x109A,x","DMA Ch4 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x109C,x","DMA Ch4 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x109E,x","DMA Ch4 DST_ADDR_ACTIVE");
+
+    GEL_WatchAdd("*0x10A0,x","DMA Ch5 MODE");
+    GEL_WatchAdd("*0x10A1,x","DMA Ch5 CONTROL");
+    GEL_WatchAdd("*0x10A2,x","DMA Ch5 BURST_SIZE");
+    GEL_WatchAdd("*0x10A3,x","DMA Ch5 BURST_COUNT");
+    GEL_WatchAdd("*0x10A4,x","DMA Ch5 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x10A5,x","DMA Ch5 DST_BURST_STEP");
+    GEL_WatchAdd("*0x10A6,x","DMA Ch5 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x10A7,x","DMA Ch5 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x10A8,x","DMA Ch5 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10A9,x","DMA Ch5 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10AA,x","DMA Ch5 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x10AB,x","DMA Ch5 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x10AC,x","DMA Ch5 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x10AD,x","DMA Ch5 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x10AE,x","DMA Ch5 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x10AF,x","DMA Ch5 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x10B0,x","DMA Ch5 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10B2,x","DMA Ch5 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10B4,x","DMA Ch5 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10B6,x","DMA Ch5 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10B8,x","DMA Ch5 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10BA,x","DMA Ch5 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10BC,x","DMA Ch5 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10BE,x","DMA Ch5 DST_ADDR_ACTIVE");
+
+    GEL_WatchAdd("*0x10C0,x","DMA Ch6 MODE");
+    GEL_WatchAdd("*0x10C1,x","DMA Ch6 CONTROL");
+    GEL_WatchAdd("*0x10C2,x","DMA Ch6 BURST_SIZE");
+    GEL_WatchAdd("*0x10C3,x","DMA Ch6 BURST_COUNT");
+    GEL_WatchAdd("*0x10C4,x","DMA Ch6 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x10C5,x","DMA Ch6 DST_BURST_STEP");
+    GEL_WatchAdd("*0x10C6,x","DMA Ch6 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x10C7,x","DMA Ch6 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x10C8,x","DMA Ch6 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10C9,x","DMA Ch6 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10CA,x","DMA Ch6 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x10CB,x","DMA Ch6 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x10CC,x","DMA Ch6 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x10CD,x","DMA Ch6 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x10CE,x","DMA Ch6 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x10CF,x","DMA Ch6 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x10D0,x","DMA Ch6 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10D2,x","DMA Ch6 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10D4,x","DMA Ch6 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10D6,x","DMA Ch6 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10D8,x","DMA Ch6 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10DA,x","DMA Ch6 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10DC,x","DMA Ch6 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10DE,x","DMA Ch6 DST_ADDR_ACTIVE");
+
+
+}
+hotmenu DMA_Channel_1_regs()
+{
+    GEL_WatchAdd("*0x1020,x","DMA Ch1 MODE");
+    GEL_WatchAdd("*0x1021,x","DMA Ch1 CONTROL");
+    GEL_WatchAdd("*0x1022,x","DMA Ch1 BURST_SIZE");
+    GEL_WatchAdd("*0x1023,x","DMA Ch1 BURST_COUNT");
+    GEL_WatchAdd("*0x1024,x","DMA Ch1 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1025,x","DMA Ch1 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1026,x","DMA Ch1 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1027,x","DMA Ch1 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1028,x","DMA Ch1 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1029,x","DMA Ch1 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x102A,x","DMA Ch1 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x102B,x","DMA Ch1 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x102C,x","DMA Ch1 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x102D,x","DMA Ch1 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x102E,x","DMA Ch1 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x102F,x","DMA Ch1 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1030,x","DMA Ch1 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1032,x","DMA Ch1 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1034,x","DMA Ch1 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1036,x","DMA Ch1 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1038,x","DMA Ch1 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x103A,x","DMA Ch1 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x103C,x","DMA Ch1 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x103E,x","DMA Ch1 DST_ADDR_ACTIVE");
+}
+
+hotmenu DMA_Channel_2_regs()
+{
+    GEL_WatchAdd("*0x1040,x","DMA Ch2 MODE");
+    GEL_WatchAdd("*0x1041,x","DMA Ch2 CONTROL");
+    GEL_WatchAdd("*0x1042,x","DMA Ch2 BURST_SIZE");
+    GEL_WatchAdd("*0x1043,x","DMA Ch2 BURST_COUNT");
+    GEL_WatchAdd("*0x1044,x","DMA Ch2 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1045,x","DMA Ch2 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1046,x","DMA Ch2 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1047,x","DMA Ch2 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1048,x","DMA Ch2 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1049,x","DMA Ch2 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x104A,x","DMA Ch2 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x104B,x","DMA Ch2 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x104C,x","DMA Ch2 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x104D,x","DMA Ch2 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x104E,x","DMA Ch2 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x104F,x","DMA Ch2 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1050,x","DMA Ch2 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1052,x","DMA Ch2 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1054,x","DMA Ch2 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1056,x","DMA Ch2 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1058,x","DMA Ch2 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x105A,x","DMA Ch2 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x105C,x","DMA Ch2 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x105E,x","DMA Ch2 DST_ADDR_ACTIVE");
+}
+hotmenu DMA_Channel_3_regs()
+{
+    GEL_WatchAdd("*0x1060,x","DMA Ch3 MODE");
+    GEL_WatchAdd("*0x1061,x","DMA Ch3 CONTROL");
+    GEL_WatchAdd("*0x1062,x","DMA Ch3 BURST_SIZE");
+    GEL_WatchAdd("*0x1063,x","DMA Ch3 BURST_COUNT");
+    GEL_WatchAdd("*0x1064,x","DMA Ch3 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1065,x","DMA Ch3 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1066,x","DMA Ch3 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1067,x","DMA Ch3 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1068,x","DMA Ch3 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1069,x","DMA Ch3 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x106A,x","DMA Ch3 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x106B,x","DMA Ch3 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x106C,x","DMA Ch3 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x106D,x","DMA Ch3 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x106E,x","DMA Ch3 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x106F,x","DMA Ch3 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1070,x","DMA Ch3 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1072,x","DMA Ch3 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1074,x","DMA Ch3 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1076,x","DMA Ch3 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1078,x","DMA Ch3 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x107A,x","DMA Ch3 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x107C,x","DMA Ch3 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x107E,x","DMA Ch3 DST_ADDR_ACTIVE");
+}
+hotmenu DMA_Channel_4_regs()
+{
+    GEL_WatchAdd("*0x1080,x","DMA Ch4 MODE");
+    GEL_WatchAdd("*0x1081,x","DMA Ch4 CONTROL");
+    GEL_WatchAdd("*0x1082,x","DMA Ch4 BURST_SIZE");
+    GEL_WatchAdd("*0x1083,x","DMA Ch4 BURST_COUNT");
+    GEL_WatchAdd("*0x1084,x","DMA Ch4 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1085,x","DMA Ch4 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1086,x","DMA Ch4 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1087,x","DMA Ch4 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1088,x","DMA Ch4 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1089,x","DMA Ch4 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x108A,x","DMA Ch4 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x108B,x","DMA Ch4 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x108C,x","DMA Ch4 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x108D,x","DMA Ch4 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x108E,x","DMA Ch4 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x108F,x","DMA Ch4 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1090,x","DMA Ch4 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1092,x","DMA Ch4 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1094,x","DMA Ch4 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1096,x","DMA Ch4 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1098,x","DMA Ch4 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x109A,x","DMA Ch4 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x109C,x","DMA Ch4 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x109E,x","DMA Ch4 DST_ADDR_ACTIVE");
+}
+hotmenu DMA_Channel_5_regs()
+{
+    GEL_WatchAdd("*0x10A0,x","DMA Ch5 MODE");
+    GEL_WatchAdd("*0x10A1,x","DMA Ch5 CONTROL");
+    GEL_WatchAdd("*0x10A2,x","DMA Ch5 BURST_SIZE");
+    GEL_WatchAdd("*0x10A3,x","DMA Ch5 BURST_COUNT");
+    GEL_WatchAdd("*0x10A4,x","DMA Ch5 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x10A5,x","DMA Ch5 DST_BURST_STEP");
+    GEL_WatchAdd("*0x10A6,x","DMA Ch5 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x10A7,x","DMA Ch5 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x10A8,x","DMA Ch5 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10A9,x","DMA Ch5 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10AA,x","DMA Ch5 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x10AB,x","DMA Ch5 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x10AC,x","DMA Ch5 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x10AD,x","DMA Ch5 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x10AE,x","DMA Ch5 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x10AF,x","DMA Ch5 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x10B0,x","DMA Ch5 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10B2,x","DMA Ch5 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10B4,x","DMA Ch5 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10B6,x","DMA Ch5 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10B8,x","DMA Ch5 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10BA,x","DMA Ch5 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10BC,x","DMA Ch5 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10BE,x","DMA Ch5 DST_ADDR_ACTIVE");
+}
+hotmenu DMA_Channel_6_regs()
+{
+    GEL_WatchAdd("*0x10C0,x","DMA Ch6 MODE");
+    GEL_WatchAdd("*0x10C1,x","DMA Ch6 CONTROL");
+    GEL_WatchAdd("*0x10C2,x","DMA Ch6 BURST_SIZE");
+    GEL_WatchAdd("*0x10C3,x","DMA Ch6 BURST_COUNT");
+    GEL_WatchAdd("*0x10C4,x","DMA Ch6 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x10C5,x","DMA Ch6 DST_BURST_STEP");
+    GEL_WatchAdd("*0x10C6,x","DMA Ch6 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x10C7,x","DMA Ch6 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x10C8,x","DMA Ch6 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10C9,x","DMA Ch6 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10CA,x","DMA Ch6 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x10CB,x","DMA Ch6 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x10CC,x","DMA Ch6 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x10CD,x","DMA Ch6 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x10CE,x","DMA Ch6 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x10CF,x","DMA Ch6 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x10D0,x","DMA Ch6 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10D2,x","DMA Ch6 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10D4,x","DMA Ch6 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10D6,x","DMA Ch6 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10D8,x","DMA Ch6 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10DA,x","DMA Ch6 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10DC,x","DMA Ch6 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10DE,x","DMA Ch6 DST_ADDR_ACTIVE");
+}
+
+/********************************************************************/
+/* eCAN Registers                                                   */
+/********************************************************************/
+menuitem "Watch eCAN Registers";
+
+hotmenu eCAN_A_Global_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6000,x","eCANA CANME");
+    GEL_WatchAdd("*(long *)0x6002,x","eCANA CANMD");
+    GEL_WatchAdd("*(long *)0x6004,x","eCANA CANTRS");
+    GEL_WatchAdd("*(long *)0x6006,x","eCANA CANTRR");
+    GEL_WatchAdd("*(long *)0x6008,x","eCANA CANTA");
+    GEL_WatchAdd("*(long *)0x600A,x","eCANA CANAA");
+    GEL_WatchAdd("*(long *)0x600C,x","eCANA CANRMP");
+    GEL_WatchAdd("*(long *)0x600E,x","eCANA CANRML");
+    GEL_WatchAdd("*(long *)0x6010,x","eCANA CANRFP");
+    GEL_WatchAdd("*(long *)0x6014,x","eCANA CANMC");
+    GEL_WatchAdd("*(long *)0x6016,x","eCANA CANBTC");
+    GEL_WatchAdd("*(long *)0x6018,x","eCANA CANES");
+    GEL_WatchAdd("*(long *)0x601A,x","eCANA CANTEC");
+    GEL_WatchAdd("*(long *)0x601C,x","eCANA CANREC");
+    GEL_WatchAdd("*(long *)0x601E,x","eCANA CANGIF0");
+    GEL_WatchAdd("*(long *)0x6020,x","eCANA CANGIM");
+    GEL_WatchAdd("*(long *)0x6022,x","eCANA CANGIF1");
+    GEL_WatchAdd("*(long *)0x6024,x","eCANA CANMIM");
+    GEL_WatchAdd("*(long *)0x6026,x","eCANA CANMIL");
+    GEL_WatchAdd("*(long *)0x6028,x","eCANA CANOPC");
+    GEL_WatchAdd("*(long *)0x602A,x","eCANA CANTIOC");
+    GEL_WatchAdd("*(long *)0x602C,x","eCANA CANRIOC");
+    GEL_WatchAdd("*(long *)0x602E,x","eCANA CANLNT");
+    GEL_WatchAdd("*(long *)0x6030,x","eCANA CANTOC");
+    GEL_WatchAdd("*(long *)0x6032,x","eCANA CANTOS");
+}
+hotmenu eCAN_A_Mailbox_0_to_1_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6040,x","eCANA LAM0");
+    GEL_WatchAdd("*(long *)0x6080,x","eCANA MOTS0");
+    GEL_WatchAdd("*(long *)0x60C0,x","eCANA MOTO0");
+    GEL_WatchAdd("*(long *)0x6100,x","eCANA MID0");
+    GEL_WatchAdd("*(long *)0x6102,x","eCANA MCF0");
+    GEL_WatchAdd("*(long *)0x6104,x","eCANA MDL0");
+    GEL_WatchAdd("*(long *)0x6106,x","eCANA MDH0");
+    
+    GEL_WatchAdd("*(long *)0x6042,x","eCANA LAM1");
+    GEL_WatchAdd("*(long *)0x6082,x","eCANA MOTS1");
+    GEL_WatchAdd("*(long *)0x60C2,x","eCANA MOTO1");
+    GEL_WatchAdd("*(long *)0x6108,x","eCANA MID1");
+    GEL_WatchAdd("*(long *)0x610A,x","eCANA MCF1");
+    GEL_WatchAdd("*(long *)0x610C,x","eCANA MDL1");
+    GEL_WatchAdd("*(long *)0x610E,x","eCANA MDH1");
+}
+hotmenu eCAN_A_Mailbox_2_to_3_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6044,x","eCANA LAM2");
+    GEL_WatchAdd("*(long *)0x6084,x","eCANA MOTS2");
+    GEL_WatchAdd("*(long *)0x60C4,x","eCANA MOTO2");
+    GEL_WatchAdd("*(long *)0x6110,x","eCANA MID2");
+    GEL_WatchAdd("*(long *)0x6112,x","eCANA MCF2");
+    GEL_WatchAdd("*(long *)0x6114,x","eCANA MDL2");
+    GEL_WatchAdd("*(long *)0x6116,x","eCANA MDH2");
+
+    GEL_WatchAdd("*(long *)0x6046,x","eCANA LAM3");
+    GEL_WatchAdd("*(long *)0x6086,x","eCANA MOTS3");
+    GEL_WatchAdd("*(long *)0x60C6,x","eCANA MOTO3");
+    GEL_WatchAdd("*(long *)0x6118,x","eCANA MID3");
+    GEL_WatchAdd("*(long *)0x611A,x","eCANA MCF3");
+    GEL_WatchAdd("*(long *)0x611C,x","eCANA MDL3");
+    GEL_WatchAdd("*(long *)0x611E,x","eCANA MDH3");
+}
+hotmenu eCAN_A_Mailbox_4_to_5_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6048,x","eCANA LAM4");
+    GEL_WatchAdd("*(long *)0x6088,x","eCANA MOTS4");
+    GEL_WatchAdd("*(long *)0x60C8,x","eCANA MOTO4");
+    GEL_WatchAdd("*(long *)0x6120,x","eCANA MID4");
+    GEL_WatchAdd("*(long *)0x6122,x","eCANA MCF4");
+    GEL_WatchAdd("*(long *)0x6124,x","eCANA MDL4");
+    GEL_WatchAdd("*(long *)0x6126,x","eCANA MDH4");
+    
+    GEL_WatchAdd("*(long *)0x604A,x","eCANA LAM5");
+    GEL_WatchAdd("*(long *)0x608A,x","eCANA MOTS5");
+    GEL_WatchAdd("*(long *)0x60CA,x","eCANA MOTO5");
+    GEL_WatchAdd("*(long *)0x6128,x","eCANA MID5");
+    GEL_WatchAdd("*(long *)0x612A,x","eCANA MCF5");
+    GEL_WatchAdd("*(long *)0x612C,x","eCANA MDL5");
+    GEL_WatchAdd("*(long *)0x612E,x","eCANA MDH5");
+}
+hotmenu eCAN_A_Mailbox_6_to_7_Regs()
+{
+    GEL_WatchAdd("*(long *)0x604C,x","eCANA LAM6");
+    GEL_WatchAdd("*(long *)0x608C,x","eCANA MOTS6");
+    GEL_WatchAdd("*(long *)0x60CC,x","eCANA MOTO6");
+    GEL_WatchAdd("*(long *)0x6130,x","eCANA MID6");
+    GEL_WatchAdd("*(long *)0x6132,x","eCANA MCF6");
+    GEL_WatchAdd("*(long *)0x6134,x","eCANA MDL6");
+    GEL_WatchAdd("*(long *)0x6136,x","eCANA MDH6");
+    
+    GEL_WatchAdd("*(long *)0x604E,x","eCANA LAM7");
+    GEL_WatchAdd("*(long *)0x608E,x","eCANA MOTS7");
+    GEL_WatchAdd("*(long *)0x60CE,x","eCANA MOTO7");
+    GEL_WatchAdd("*(long *)0x6138,x","eCANA MID7");
+    GEL_WatchAdd("*(long *)0x613A,x","eCANA MCF7");
+    GEL_WatchAdd("*(long *)0x613C,x","eCANA MDL7");
+    GEL_WatchAdd("*(long *)0x613E,x","eCANA MDH7");
+}
+hotmenu eCAN_A_Mailbox_8_to_9_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6050,x","eCANA LAM8");
+    GEL_WatchAdd("*(long *)0x6090,x","eCANA MOTS8");
+    GEL_WatchAdd("*(long *)0x60D0,x","eCANA MOTO8");
+    GEL_WatchAdd("*(long *)0x6140,x","eCANA MID8");
+    GEL_WatchAdd("*(long *)0x6142,x","eCANA MCF8");
+    GEL_WatchAdd("*(long *)0x6144,x","eCANA MDL8");
+    GEL_WatchAdd("*(long *)0x6146,x","eCANA MDH8");
+
+    GEL_WatchAdd("*(long *)0x6052,x","eCANA LAM9");
+    GEL_WatchAdd("*(long *)0x6092,x","eCANA MOTS9");
+    GEL_WatchAdd("*(long *)0x60D2,x","eCANA MOTO9");
+    GEL_WatchAdd("*(long *)0x6148,x","eCANA MID9");
+    GEL_WatchAdd("*(long *)0x614A,x","eCANA MCF9");
+    GEL_WatchAdd("*(long *)0x614C,x","eCANA MDL9");
+    GEL_WatchAdd("*(long *)0x614E,x","eCANA MDH9");
+}
+hotmenu eCAN_A_Mailbox_10_to_11_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6054,x","eCANA LAM10");
+    GEL_WatchAdd("*(long *)0x6094,x","eCANA MOTS10");
+    GEL_WatchAdd("*(long *)0x60D4,x","eCANA MOTO10");
+    GEL_WatchAdd("*(long *)0x6150,x","eCANA MID10");
+    GEL_WatchAdd("*(long *)0x6152,x","eCANA MCF10");
+    GEL_WatchAdd("*(long *)0x6154,x","eCANA MDL10");
+    GEL_WatchAdd("*(long *)0x6156,x","eCANA MDH10");
+
+    GEL_WatchAdd("*(long *)0x6056,x","eCANA LAM11");
+    GEL_WatchAdd("*(long *)0x6096,x","eCANA MOTS11");
+    GEL_WatchAdd("*(long *)0x60D6,x","eCANA MOTO11");
+    GEL_WatchAdd("*(long *)0x6158,x","eCANA MID11");
+    GEL_WatchAdd("*(long *)0x615A,x","eCANA MCF11");
+    GEL_WatchAdd("*(long *)0x615C,x","eCANA MDL11");
+    GEL_WatchAdd("*(long *)0x615E,x","eCANA MDH11");
+}
+hotmenu eCAN_A_Mailbox_12_to_13_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6058,x","eCANA LAM12");
+    GEL_WatchAdd("*(long *)0x6098,x","eCANA MOTS12");
+    GEL_WatchAdd("*(long *)0x60D8,x","eCANA MOTO12");
+    GEL_WatchAdd("*(long *)0x6160,x","eCANA MID12");
+    GEL_WatchAdd("*(long *)0x6162,x","eCANA MCF12");
+    GEL_WatchAdd("*(long *)0x6164,x","eCANA MDL12");
+    GEL_WatchAdd("*(long *)0x6166,x","eCANA MDH12");
+    
+    GEL_WatchAdd("*(long *)0x605A,x","eCANA LAM13");
+    GEL_WatchAdd("*(long *)0x609A,x","eCANA MOTS13");
+    GEL_WatchAdd("*(long *)0x60DA,x","eCANA MOTO13");
+    GEL_WatchAdd("*(long *)0x6168,x","eCANA MID13");
+    GEL_WatchAdd("*(long *)0x616A,x","eCANA MCF13");
+    GEL_WatchAdd("*(long *)0x616C,x","eCANA MDL13");
+    GEL_WatchAdd("*(long *)0x616E,x","eCANA MDH13");
+}
+hotmenu eCAN_A_Mailbox_14_to_15_Regs()
+{
+    GEL_WatchAdd("*(long *)0x605C,x","eCANA LAM14");
+    GEL_WatchAdd("*(long *)0x609C,x","eCANA MOTS14");
+    GEL_WatchAdd("*(long *)0x60DC,x","eCANA MOTO14");
+    GEL_WatchAdd("*(long *)0x6170,x","eCANA MID14");
+    GEL_WatchAdd("*(long *)0x6172,x","eCANA MCF14");
+    GEL_WatchAdd("*(long *)0x6174,x","eCANA MDL14");
+    GEL_WatchAdd("*(long *)0x6176,x","eCANA MDH14");
+    
+    GEL_WatchAdd("*(long *)0x605E,x","eCANA LAM15");
+    GEL_WatchAdd("*(long *)0x609E,x","eCANA MOTS15");
+    GEL_WatchAdd("*(long *)0x60DE,x","eCANA MOTO15");
+    GEL_WatchAdd("*(long *)0x6178,x","eCANA MID15");
+    GEL_WatchAdd("*(long *)0x617A,x","eCANA MCF15");
+    GEL_WatchAdd("*(long *)0x617C,x","eCANA MDL15");
+    GEL_WatchAdd("*(long *)0x617E,x","eCANA MDH15");
+}
+hotmenu eCAN_A_Mailbox_16_to_17_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6060,x","eCANA LAM16");
+    GEL_WatchAdd("*(long *)0x60A0,x","eCANA MOTS16");
+    GEL_WatchAdd("*(long *)0x60E0,x","eCANA MOTO16");
+    GEL_WatchAdd("*(long *)0x6180,x","eCANA MID16");
+    GEL_WatchAdd("*(long *)0x6182,x","eCANA MCF16");
+    GEL_WatchAdd("*(long *)0x6184,x","eCANA MDL16");
+    GEL_WatchAdd("*(long *)0x6186,x","eCANA MDH16");
+
+    GEL_WatchAdd("*(long *)0x6062,x","eCANA LAM17");
+    GEL_WatchAdd("*(long *)0x60A2,x","eCANA MOTS17");
+    GEL_WatchAdd("*(long *)0x60E2,x","eCANA MOTO17");
+    GEL_WatchAdd("*(long *)0x6188,x","eCANA MID17");
+    GEL_WatchAdd("*(long *)0x618A,x","eCANA MCF17");
+    GEL_WatchAdd("*(long *)0x618C,x","eCANA MDL17");
+    GEL_WatchAdd("*(long *)0x618E,x","eCANA MDH17");
+}
+hotmenu eCAN_A_Mailbox_18_to_19_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6064,x","eCANA LAM18");
+    GEL_WatchAdd("*(long *)0x60A4,x","eCANA MOTS18");
+    GEL_WatchAdd("*(long *)0x60E4,x","eCANA MOTO18");
+    GEL_WatchAdd("*(long *)0x6190,x","eCANA MID18");
+    GEL_WatchAdd("*(long *)0x6192,x","eCANA MCF18");
+    GEL_WatchAdd("*(long *)0x6194,x","eCANA MDL18");
+    GEL_WatchAdd("*(long *)0x6196,x","eCANA MDH18");
+
+    GEL_WatchAdd("*(long *)0x6066,x","eCANA LAM19");
+    GEL_WatchAdd("*(long *)0x60A6,x","eCANA MOTS19");
+    GEL_WatchAdd("*(long *)0x60E6,x","eCANA MOTO19");
+    GEL_WatchAdd("*(long *)0x6198,x","eCANA MID19");
+    GEL_WatchAdd("*(long *)0x619A,x","eCANA MCF19");
+    GEL_WatchAdd("*(long *)0x619C,x","eCANA MDL19");
+    GEL_WatchAdd("*(long *)0x619E,x","eCANA MDH19");
+}
+hotmenu eCAN_A_Mailbox_20_to_21_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6068,x","eCANA LAM20");
+    GEL_WatchAdd("*(long *)0x60A8,x","eCANA MOTS20");
+    GEL_WatchAdd("*(long *)0x60E8,x","eCANA MOTO20");
+    GEL_WatchAdd("*(long *)0x61A0,x","eCANA MID20");
+    GEL_WatchAdd("*(long *)0x61A2,x","eCANA MCF20");
+    GEL_WatchAdd("*(long *)0x61A4,x","eCANA MDL20");
+    GEL_WatchAdd("*(long *)0x61A6,x","eCANA MDH20");
+    
+    GEL_WatchAdd("*(long *)0x606A,x","eCANA LAM21");
+    GEL_WatchAdd("*(long *)0x60AA,x","eCANA MOTS21");
+    GEL_WatchAdd("*(long *)0x60EA,x","eCANA MOTO21");
+    GEL_WatchAdd("*(long *)0x61A8,x","eCANA MID21");
+    GEL_WatchAdd("*(long *)0x61AA,x","eCANA MCF21");
+    GEL_WatchAdd("*(long *)0x61AC,x","eCANA MDL21");
+    GEL_WatchAdd("*(long *)0x61AE,x","eCANA MDH21");
+}
+hotmenu eCAN_A_Mailbox_22_to_23_Regs()
+{
+    GEL_WatchAdd("*(long *)0x606C,x","eCANA LAM22");
+    GEL_WatchAdd("*(long *)0x60AC,x","eCANA MOTS22");
+    GEL_WatchAdd("*(long *)0x60EC,x","eCANA MOTO22");
+    GEL_WatchAdd("*(long *)0x61B0,x","eCANA MID22");
+    GEL_WatchAdd("*(long *)0x61B2,x","eCANA MCF22");
+    GEL_WatchAdd("*(long *)0x61B4,x","eCANA MDL22");
+    GEL_WatchAdd("*(long *)0x61B6,x","eCANA MDH22");
+
+    GEL_WatchAdd("*(long *)0x606E,x","eCANA LAM23");
+    GEL_WatchAdd("*(long *)0x60AE,x","eCANA MOTS23");
+    GEL_WatchAdd("*(long *)0x60EE,x","eCANA MOTO23");
+    GEL_WatchAdd("*(long *)0x61B8,x","eCANA MID23");
+    GEL_WatchAdd("*(long *)0x61BA,x","eCANA MCF23");
+    GEL_WatchAdd("*(long *)0x61BC,x","eCANA MDL23");
+    GEL_WatchAdd("*(long *)0x61BE,x","eCANA MDH23");
+}
+hotmenu eCAN_A_Mailbox_24_to_25_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6070,x","eCANA LAM24");
+    GEL_WatchAdd("*(long *)0x60B0,x","eCANA MOTS24");
+    GEL_WatchAdd("*(long *)0x60F0,x","eCANA MOTO24");
+    GEL_WatchAdd("*(long *)0x61C0,x","eCANA MID24");
+    GEL_WatchAdd("*(long *)0x61C2,x","eCANA MCF24");
+    GEL_WatchAdd("*(long *)0x61C4,x","eCANA MDL24");
+    GEL_WatchAdd("*(long *)0x61C6,x","eCANA MDH24");
+
+    GEL_WatchAdd("*(long *)0x6072,x","eCANA LAM25");
+    GEL_WatchAdd("*(long *)0x60B2,x","eCANA MOTS25");
+    GEL_WatchAdd("*(long *)0x60F2,x","eCANA MOTO25");
+    GEL_WatchAdd("*(long *)0x61C8,x","eCANA MID25");
+    GEL_WatchAdd("*(long *)0x61CA,x","eCANA MCF25");
+    GEL_WatchAdd("*(long *)0x61CC,x","eCANA MDL25");
+    GEL_WatchAdd("*(long *)0x61CE,x","eCANA MDH25");
+}
+hotmenu eCAN_A_Mailbox_26_to_27_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6074,x","eCANA LAM26");
+    GEL_WatchAdd("*(long *)0x60B4,x","eCANA MOTS26");
+    GEL_WatchAdd("*(long *)0x60F4,x","eCANA MOTO26");
+    GEL_WatchAdd("*(long *)0x61D0,x","eCANA MID26");
+    GEL_WatchAdd("*(long *)0x61D2,x","eCANA MCF26");
+    GEL_WatchAdd("*(long *)0x61D4,x","eCANA MDL26");
+    GEL_WatchAdd("*(long *)0x61D6,x","eCANA MDH26");
+
+    GEL_WatchAdd("*(long *)0x6076,x","eCANA LAM27");
+    GEL_WatchAdd("*(long *)0x60B6,x","eCANA MOTS27");
+    GEL_WatchAdd("*(long *)0x60F6,x","eCANA MOTO27");
+    GEL_WatchAdd("*(long *)0x61D8,x","eCANA MID27");
+    GEL_WatchAdd("*(long *)0x61DA,x","eCANA MCF27");
+    GEL_WatchAdd("*(long *)0x61DC,x","eCANA MDL27");
+    GEL_WatchAdd("*(long *)0x61DE,x","eCANA MDH27");
+}
+hotmenu eCAN_A_Mailbox_28_to_29_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6078,x","eCANA LAM28");
+    GEL_WatchAdd("*(long *)0x60B8,x","eCANA MOTS28");
+    GEL_WatchAdd("*(long *)0x60F8,x","eCANA MOTO28");
+    GEL_WatchAdd("*(long *)0x61E0,x","eCANA MID28");
+    GEL_WatchAdd("*(long *)0x61E2,x","eCANA MCF28");
+    GEL_WatchAdd("*(long *)0x61E4,x","eCANA MDL28");
+    GEL_WatchAdd("*(long *)0x61E6,x","eCANA MDH28");
+
+    GEL_WatchAdd("*(long *)0x607A,x","eCANA LAM29");
+    GEL_WatchAdd("*(long *)0x60BA,x","eCANA MOTS29");
+    GEL_WatchAdd("*(long *)0x60FA,x","eCANA MOTO29");
+    GEL_WatchAdd("*(long *)0x61E8,x","eCANA MID29");
+    GEL_WatchAdd("*(long *)0x61EA,x","eCANA MCF29");
+    GEL_WatchAdd("*(long *)0x61EC,x","eCANA MDL29");
+    GEL_WatchAdd("*(long *)0x61EE,x","eCANA MDH29");
+}
+hotmenu eCAN_A_Mailbox_30_to_31_Regs()
+{
+    GEL_WatchAdd("*(long *)0x607C,x","eCANA LAM30");
+    GEL_WatchAdd("*(long *)0x60BC,x","eCANA MOTS30");
+    GEL_WatchAdd("*(long *)0x60FC,x","eCANA MOTO30");
+    GEL_WatchAdd("*(long *)0x61F0,x","eCANA MID30");
+    GEL_WatchAdd("*(long *)0x61F2,x","eCANA MCF30");
+    GEL_WatchAdd("*(long *)0x61F4,x","eCANA MDL30");
+    GEL_WatchAdd("*(long *)0x61F6,x","eCANA MDH30");
+
+    GEL_WatchAdd("*(long *)0x607E,x","eCANA LAM31");
+    GEL_WatchAdd("*(long *)0x60BE,x","eCANA MOTS31");
+    GEL_WatchAdd("*(long *)0x60FE,x","eCANA MOTO31");
+    GEL_WatchAdd("*(long *)0x61F8,x","eCANA MID31");
+    GEL_WatchAdd("*(long *)0x61FA,x","eCANA MCF31");
+    GEL_WatchAdd("*(long *)0x61FC,x","eCANA MDL31");
+    GEL_WatchAdd("*(long *)0x61FE,x","eCANA MDH31");
+}
+hotmenu eCAN_B_Global_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6200,x","eCANB CANME");
+    GEL_WatchAdd("*(long *)0x6202,x","eCANB CANMD");
+    GEL_WatchAdd("*(long *)0x6204,x","eCANB CANTRS");
+    GEL_WatchAdd("*(long *)0x6206,x","eCANB CANTRR");
+    GEL_WatchAdd("*(long *)0x6208,x","eCANB CANTA");
+    GEL_WatchAdd("*(long *)0x620A,x","eCANB CANAA");
+    GEL_WatchAdd("*(long *)0x620C,x","eCANB CANRMP");
+    GEL_WatchAdd("*(long *)0x620E,x","eCANB CANRML");
+    GEL_WatchAdd("*(long *)0x6210,x","eCANB CANRFP");
+    GEL_WatchAdd("*(long *)0x6214,x","eCANB CANMC");
+    GEL_WatchAdd("*(long *)0x6216,x","eCANB CANBTC");
+    GEL_WatchAdd("*(long *)0x6218,x","eCANB CANES");
+    GEL_WatchAdd("*(long *)0x621A,x","eCANB CANTEC");
+    GEL_WatchAdd("*(long *)0x621C,x","eCANB CANREC");
+    GEL_WatchAdd("*(long *)0x621E,x","eCANB CANGIF0");
+    GEL_WatchAdd("*(long *)0x6220,x","eCANB CANGIM");
+    GEL_WatchAdd("*(long *)0x6222,x","eCANB CANGIF1");
+    GEL_WatchAdd("*(long *)0x6224,x","eCANB CANMIM");
+    GEL_WatchAdd("*(long *)0x6226,x","eCANB CANMIL");
+    GEL_WatchAdd("*(long *)0x6228,x","eCANB CANOPC");
+    GEL_WatchAdd("*(long *)0x622A,x","eCANB CANTIOC");
+    GEL_WatchAdd("*(long *)0x622C,x","eCANB CANRIOC");
+    GEL_WatchAdd("*(long *)0x622E,x","eCANB CANLNT");
+    GEL_WatchAdd("*(long *)0x6230,x","eCANB CANTOC");
+    GEL_WatchAdd("*(long *)0x6232,x","eCANB CANTOS");
+}
+hotmenu eCAN_B_Mailbox_0_to_1_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6240,x","eCANB LAM0");
+    GEL_WatchAdd("*(long *)0x6280,x","eCANB MOTS0");
+    GEL_WatchAdd("*(long *)0x62C0,x","eCANB MOTO0");
+    GEL_WatchAdd("*(long *)0x6300,x","eCANB MID0");
+    GEL_WatchAdd("*(long *)0x6302,x","eCANB MCF0");
+    GEL_WatchAdd("*(long *)0x6304,x","eCANB MDL0");
+    GEL_WatchAdd("*(long *)0x6306,x","eCANB MDH0");
+
+    GEL_WatchAdd("*(long *)0x6242,x","eCANB LAM1");
+    GEL_WatchAdd("*(long *)0x6282,x","eCANB MOTS1");
+    GEL_WatchAdd("*(long *)0x62C2,x","eCANB MOTO1");
+    GEL_WatchAdd("*(long *)0x6308,x","eCANB MID1");
+    GEL_WatchAdd("*(long *)0x630A,x","eCANB MCF1");
+    GEL_WatchAdd("*(long *)0x630C,x","eCANB MDL1");
+    GEL_WatchAdd("*(long *)0x630E,x","eCANB MDH1");
+}
+hotmenu eCAN_B_Mailbox_2_to_3_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6244,x","eCANB LAM2");
+    GEL_WatchAdd("*(long *)0x6284,x","eCANB MOTS2");
+    GEL_WatchAdd("*(long *)0x62C4,x","eCANB MOTO2");
+    GEL_WatchAdd("*(long *)0x6310,x","eCANB MID2");
+    GEL_WatchAdd("*(long *)0x6312,x","eCANB MCF2");
+    GEL_WatchAdd("*(long *)0x6314,x","eCANB MDL2");
+    GEL_WatchAdd("*(long *)0x6316,x","eCANB MDH2");
+
+    GEL_WatchAdd("*(long *)0x6246,x","eCANB LAM3");
+    GEL_WatchAdd("*(long *)0x6286,x","eCANB MOTS3");
+    GEL_WatchAdd("*(long *)0x62C6,x","eCANB MOTO3");
+    GEL_WatchAdd("*(long *)0x6318,x","eCANB MID3");
+    GEL_WatchAdd("*(long *)0x631A,x","eCANB MCF3");
+    GEL_WatchAdd("*(long *)0x631C,x","eCANB MDL3");
+    GEL_WatchAdd("*(long *)0x631E,x","eCANB MDH3");
+}
+hotmenu eCAN_B_Mailbox_4_to_5_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6248,x","eCANB LAM4");
+    GEL_WatchAdd("*(long *)0x6288,x","eCANB MOTS4");
+    GEL_WatchAdd("*(long *)0x62C8,x","eCANB MOTO4");
+    GEL_WatchAdd("*(long *)0x6320,x","eCANB MID4");
+    GEL_WatchAdd("*(long *)0x6322,x","eCANB MCF4");
+    GEL_WatchAdd("*(long *)0x6324,x","eCANB MDL4");
+    GEL_WatchAdd("*(long *)0x6326,x","eCANB MDH4");
+
+    GEL_WatchAdd("*(long *)0x624A,x","eCANB LAM5");
+    GEL_WatchAdd("*(long *)0x628A,x","eCANB MOTS5");
+    GEL_WatchAdd("*(long *)0x62CA,x","eCANB MOTO5");
+    GEL_WatchAdd("*(long *)0x6328,x","eCANB MID5");
+    GEL_WatchAdd("*(long *)0x632A,x","eCANB MCF5");
+    GEL_WatchAdd("*(long *)0x632C,x","eCANB MDL5");
+    GEL_WatchAdd("*(long *)0x632E,x","eCANB MDH5");
+}
+hotmenu eCAN_B_Mailbox_6_to_7_Regs()
+{
+    GEL_WatchAdd("*(long *)0x624C,x","eCANB LAM6");
+    GEL_WatchAdd("*(long *)0x628C,x","eCANB MOTS6");
+    GEL_WatchAdd("*(long *)0x62CC,x","eCANB MOTO6");
+    GEL_WatchAdd("*(long *)0x6330,x","eCANB MID6");
+    GEL_WatchAdd("*(long *)0x6332,x","eCANB MCF6");
+    GEL_WatchAdd("*(long *)0x6334,x","eCANB MDL6");
+    GEL_WatchAdd("*(long *)0x6336,x","eCANB MDH6");
+
+    GEL_WatchAdd("*(long *)0x624E,x","eCANB LAM7");
+    GEL_WatchAdd("*(long *)0x628E,x","eCANB MOTS7");
+    GEL_WatchAdd("*(long *)0x62CE,x","eCANB MOTO7");
+    GEL_WatchAdd("*(long *)0x6338,x","eCANB MID7");
+    GEL_WatchAdd("*(long *)0x633A,x","eCANB MCF7");
+    GEL_WatchAdd("*(long *)0x633C,x","eCANB MDL7");
+    GEL_WatchAdd("*(long *)0x633E,x","eCANB MDH7");
+}
+hotmenu eCAN_B_Mailbox_8_to_9_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6250,x","eCANB LAM8");
+    GEL_WatchAdd("*(long *)0x6290,x","eCANB MOTS8");
+    GEL_WatchAdd("*(long *)0x62D0,x","eCANB MOTO8");
+    GEL_WatchAdd("*(long *)0x6340,x","eCANB MID8");
+    GEL_WatchAdd("*(long *)0x6342,x","eCANB MCF8");
+    GEL_WatchAdd("*(long *)0x6344,x","eCANB MDL8");
+    GEL_WatchAdd("*(long *)0x6346,x","eCANB MDH8");
+
+    GEL_WatchAdd("*(long *)0x6252,x","eCANB LAM9");
+    GEL_WatchAdd("*(long *)0x6292,x","eCANB MOTS9");
+    GEL_WatchAdd("*(long *)0x62D2,x","eCANB MOTO9");
+    GEL_WatchAdd("*(long *)0x6348,x","eCANB MID9");
+    GEL_WatchAdd("*(long *)0x634A,x","eCANB MCF9");
+    GEL_WatchAdd("*(long *)0x634C,x","eCANB MDL9");
+    GEL_WatchAdd("*(long *)0x634E,x","eCANB MDH9");
+}
+hotmenu eCAN_B_Mailbox_10_to_11_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6254,x","eCANB LAM10");
+    GEL_WatchAdd("*(long *)0x6294,x","eCANB MOTS10");
+    GEL_WatchAdd("*(long *)0x62D4,x","eCANB MOTO10");
+    GEL_WatchAdd("*(long *)0x6350,x","eCANB MID10");
+    GEL_WatchAdd("*(long *)0x6352,x","eCANB MCF10");
+    GEL_WatchAdd("*(long *)0x6354,x","eCANB MDL10");
+    GEL_WatchAdd("*(long *)0x6356,x","eCANB MDH10");
+
+    GEL_WatchAdd("*(long *)0x6256,x","eCANB LAM11");
+    GEL_WatchAdd("*(long *)0x6296,x","eCANB MOTS11");
+    GEL_WatchAdd("*(long *)0x62D6,x","eCANB MOTO11");
+    GEL_WatchAdd("*(long *)0x6358,x","eCANB MID11");
+    GEL_WatchAdd("*(long *)0x635A,x","eCANB MCF11");
+    GEL_WatchAdd("*(long *)0x635C,x","eCANB MDL11");
+    GEL_WatchAdd("*(long *)0x635E,x","eCANB MDH11");
+}
+hotmenu eCAN_B_Mailbox_12_to_13_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6258,x","eCANB LAM12");
+    GEL_WatchAdd("*(long *)0x6298,x","eCANB MOTS12");
+    GEL_WatchAdd("*(long *)0x62D8,x","eCANB MOTO12");
+    GEL_WatchAdd("*(long *)0x6360,x","eCANB MID12");
+    GEL_WatchAdd("*(long *)0x6362,x","eCANB MCF12");
+    GEL_WatchAdd("*(long *)0x6364,x","eCANB MDL12");
+    GEL_WatchAdd("*(long *)0x6366,x","eCANB MDH12");
+
+    GEL_WatchAdd("*(long *)0x625A,x","eCANB LAM13");
+    GEL_WatchAdd("*(long *)0x629A,x","eCANB MOTS13");
+    GEL_WatchAdd("*(long *)0x62DA,x","eCANB MOTO13");
+    GEL_WatchAdd("*(long *)0x6368,x","eCANB MID13");
+    GEL_WatchAdd("*(long *)0x636A,x","eCANB MCF13");
+    GEL_WatchAdd("*(long *)0x636C,x","eCANB MDL13");
+    GEL_WatchAdd("*(long *)0x636E,x","eCANB MDH13");
+}
+hotmenu eCAN_B_Mailbox_14_to_15_Regs()
+{
+    GEL_WatchAdd("*(long *)0x625C,x","eCANB LAM14");
+    GEL_WatchAdd("*(long *)0x629C,x","eCANB MOTS14");
+    GEL_WatchAdd("*(long *)0x62DC,x","eCANB MOTO14");
+    GEL_WatchAdd("*(long *)0x6370,x","eCANB MID14");
+    GEL_WatchAdd("*(long *)0x6372,x","eCANB MCF14");
+    GEL_WatchAdd("*(long *)0x6374,x","eCANB MDL14");
+    GEL_WatchAdd("*(long *)0x6376,x","eCANB MDH14");
+
+    GEL_WatchAdd("*(long *)0x625E,x","eCANB LAM15");
+    GEL_WatchAdd("*(long *)0x629E,x","eCANB MOTS15");
+    GEL_WatchAdd("*(long *)0x62DE,x","eCANB MOTO15");
+    GEL_WatchAdd("*(long *)0x6378,x","eCANB MID15");
+    GEL_WatchAdd("*(long *)0x637A,x","eCANB MCF15");
+    GEL_WatchAdd("*(long *)0x637C,x","eCANB MDL15");
+    GEL_WatchAdd("*(long *)0x637E,x","eCANB MDH15");
+}
+hotmenu eCAN_B_Mailbox_16_to_17_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6260,x","eCANB LAM16");
+    GEL_WatchAdd("*(long *)0x62A0,x","eCANB MOTS16");
+    GEL_WatchAdd("*(long *)0x62E0,x","eCANB MOTO16");
+    GEL_WatchAdd("*(long *)0x6380,x","eCANB MID16");
+    GEL_WatchAdd("*(long *)0x6382,x","eCANB MCF16");
+    GEL_WatchAdd("*(long *)0x6384,x","eCANB MDL16");
+    GEL_WatchAdd("*(long *)0x6386,x","eCANB MDH16");
+
+    GEL_WatchAdd("*(long *)0x6262,x","eCANB LAM17");
+    GEL_WatchAdd("*(long *)0x62A2,x","eCANB MOTS17");
+    GEL_WatchAdd("*(long *)0x62E2,x","eCANB MOTO17");
+    GEL_WatchAdd("*(long *)0x6388,x","eCANB MID17");
+    GEL_WatchAdd("*(long *)0x638A,x","eCANB MCF17");
+    GEL_WatchAdd("*(long *)0x638C,x","eCANB MDL17");
+    GEL_WatchAdd("*(long *)0x638E,x","eCANB MDH17");
+}
+hotmenu eCAN_B_Mailbox_18_to_19_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6264,x","eCANB LAM18");
+    GEL_WatchAdd("*(long *)0x62A4,x","eCANB MOTS18");
+    GEL_WatchAdd("*(long *)0x62E4,x","eCANB MOTO18");
+    GEL_WatchAdd("*(long *)0x6390,x","eCANB MID18");
+    GEL_WatchAdd("*(long *)0x6392,x","eCANB MCF18");
+    GEL_WatchAdd("*(long *)0x6394,x","eCANB MDL18");
+    GEL_WatchAdd("*(long *)0x6396,x","eCANB MDH18");
+
+    GEL_WatchAdd("*(long *)0x6266,x","eCANB LAM19");
+    GEL_WatchAdd("*(long *)0x62A6,x","eCANB MOTS19");
+    GEL_WatchAdd("*(long *)0x62E6,x","eCANB MOTO19");
+    GEL_WatchAdd("*(long *)0x6398,x","eCANB MID19");
+    GEL_WatchAdd("*(long *)0x639A,x","eCANB MCF19");
+    GEL_WatchAdd("*(long *)0x639C,x","eCANB MDL19");
+    GEL_WatchAdd("*(long *)0x639E,x","eCANB MDH19");
+}
+hotmenu eCAN_B_Mailbox_20_to_21_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6268,x","eCANB LAM20");
+    GEL_WatchAdd("*(long *)0x62A8,x","eCANB MOTS20");
+    GEL_WatchAdd("*(long *)0x62E8,x","eCANB MOTO20");
+    GEL_WatchAdd("*(long *)0x63A0,x","eCANB MID20");
+    GEL_WatchAdd("*(long *)0x63A2,x","eCANB MCF20");
+    GEL_WatchAdd("*(long *)0x63A4,x","eCANB MDL20");
+    GEL_WatchAdd("*(long *)0x63A6,x","eCANB MDH20");
+
+    GEL_WatchAdd("*(long *)0x626A,x","eCANB LAM21");
+    GEL_WatchAdd("*(long *)0x62AA,x","eCANB MOTS21");
+    GEL_WatchAdd("*(long *)0x62EA,x","eCANB MOTO21");
+    GEL_WatchAdd("*(long *)0x63A8,x","eCANB MID21");
+    GEL_WatchAdd("*(long *)0x63AA,x","eCANB MCF21");
+    GEL_WatchAdd("*(long *)0x63AC,x","eCANB MDL21");
+    GEL_WatchAdd("*(long *)0x63AE,x","eCANB MDH21");
+}
+hotmenu eCAN_B_Mailbox_22_to_23_Regs()
+{
+    GEL_WatchAdd("*(long *)0x626C,x","eCANB LAM22");
+    GEL_WatchAdd("*(long *)0x62AC,x","eCANB MOTS22");
+    GEL_WatchAdd("*(long *)0x62EC,x","eCANB MOTO22");
+    GEL_WatchAdd("*(long *)0x63B0,x","eCANB MID22");
+    GEL_WatchAdd("*(long *)0x63B2,x","eCANB MCF22");
+    GEL_WatchAdd("*(long *)0x63B4,x","eCANB MDL22");
+    GEL_WatchAdd("*(long *)0x63B6,x","eCANB MDH22");
+
+    GEL_WatchAdd("*(long *)0x626E,x","eCANB LAM23");
+    GEL_WatchAdd("*(long *)0x62AE,x","eCANB MOTS23");
+    GEL_WatchAdd("*(long *)0x62EE,x","eCANB MOTO23");
+    GEL_WatchAdd("*(long *)0x63B8,x","eCANB MID23");
+    GEL_WatchAdd("*(long *)0x63BA,x","eCANB MCF23");
+    GEL_WatchAdd("*(long *)0x63BC,x","eCANB MDL23");
+    GEL_WatchAdd("*(long *)0x63BE,x","eCANB MDH23");
+}
+hotmenu eCAN_B_Mailbox_24_to_25_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6270,x","eCANB LAM24");
+    GEL_WatchAdd("*(long *)0x62B0,x","eCANB MOTS24");
+    GEL_WatchAdd("*(long *)0x62F0,x","eCANB MOTO24");
+    GEL_WatchAdd("*(long *)0x63C0,x","eCANB MID24");
+    GEL_WatchAdd("*(long *)0x63C2,x","eCANB MCF24");
+    GEL_WatchAdd("*(long *)0x63C4,x","eCANB MDL24");
+    GEL_WatchAdd("*(long *)0x63C6,x","eCANB MDH24");
+
+    GEL_WatchAdd("*(long *)0x6272,x","eCANB LAM25");
+    GEL_WatchAdd("*(long *)0x62B2,x","eCANB MOTS25");
+    GEL_WatchAdd("*(long *)0x62F2,x","eCANB MOTO25");
+    GEL_WatchAdd("*(long *)0x63C8,x","eCANB MID25");
+    GEL_WatchAdd("*(long *)0x63CA,x","eCANB MCF25");
+    GEL_WatchAdd("*(long *)0x63CC,x","eCANB MDL25");
+    GEL_WatchAdd("*(long *)0x63CE,x","eCANB MDH25");
+}
+hotmenu eCAN_B_Mailbox_26_to_27_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6274,x","eCANB LAM26");
+    GEL_WatchAdd("*(long *)0x62B4,x","eCANB MOTS26");
+    GEL_WatchAdd("*(long *)0x62F4,x","eCANB MOTO26");
+    GEL_WatchAdd("*(long *)0x63D0,x","eCANB MID26");
+    GEL_WatchAdd("*(long *)0x63D2,x","eCANB MCF26");
+    GEL_WatchAdd("*(long *)0x63D4,x","eCANB MDL26");
+    GEL_WatchAdd("*(long *)0x63D6,x","eCANB MDH26");
+
+    GEL_WatchAdd("*(long *)0x6276,x","eCANB LAM27");
+    GEL_WatchAdd("*(long *)0x62B6,x","eCANB MOTS27");
+    GEL_WatchAdd("*(long *)0x62F6,x","eCANB MOTO27");
+    GEL_WatchAdd("*(long *)0x63D8,x","eCANB MID27");
+    GEL_WatchAdd("*(long *)0x63DA,x","eCANB MCF27");
+    GEL_WatchAdd("*(long *)0x63DC,x","eCANB MDL27");
+    GEL_WatchAdd("*(long *)0x63DE,x","eCANB MDH27");
+}
+hotmenu eCAN_B_Mailbox_28_to_29_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6278,x","eCANB LAM28");
+    GEL_WatchAdd("*(long *)0x62B8,x","eCANB MOTS28");
+    GEL_WatchAdd("*(long *)0x62F8,x","eCANB MOTO28");
+    GEL_WatchAdd("*(long *)0x63E0,x","eCANB MID28");
+    GEL_WatchAdd("*(long *)0x63E2,x","eCANB MCF28");
+    GEL_WatchAdd("*(long *)0x63E4,x","eCANB MDL28");
+    GEL_WatchAdd("*(long *)0x63E6,x","eCANB MDH28");
+
+    GEL_WatchAdd("*(long *)0x627A,x","eCANB LAM29");
+    GEL_WatchAdd("*(long *)0x62BA,x","eCANB MOTS29");
+    GEL_WatchAdd("*(long *)0x62FA,x","eCANB MOTO29");
+    GEL_WatchAdd("*(long *)0x63E8,x","eCANB MID29");
+    GEL_WatchAdd("*(long *)0x63EA,x","eCANB MCF29");
+    GEL_WatchAdd("*(long *)0x63EC,x","eCANB MDL29");
+    GEL_WatchAdd("*(long *)0x63EE,x","eCANB MDH29");
+}
+hotmenu eCAN_B_Mailbox_30_to_31_Regs()
+{
+    GEL_WatchAdd("*(long *)0x627C,x","eCANB LAM30");
+    GEL_WatchAdd("*(long *)0x62BC,x","eCANB MOTS30");
+    GEL_WatchAdd("*(long *)0x62FC,x","eCANB MOTO30");
+    GEL_WatchAdd("*(long *)0x63F0,x","eCANB MID30");
+    GEL_WatchAdd("*(long *)0x63F2,x","eCANB MCF30");
+    GEL_WatchAdd("*(long *)0x63F4,x","eCANB MDL30");
+    GEL_WatchAdd("*(long *)0x63F6,x","eCANB MDH30");
+
+    GEL_WatchAdd("*(long *)0x627E,x","eCANB LAM31");
+    GEL_WatchAdd("*(long *)0x62BE,x","eCANB MOTS31");
+    GEL_WatchAdd("*(long *)0x62FE,x","eCANB MOTO31");
+    GEL_WatchAdd("*(long *)0x63F8,x","eCANB MID31");
+    GEL_WatchAdd("*(long *)0x63FA,x","eCANB MCF31");
+    GEL_WatchAdd("*(long *)0x63FC,x","eCANB MDL31");
+    GEL_WatchAdd("*(long *)0x63FE,x","eCANB MDH31");
+}
+
+
+/********************************************************************/
+/* Enhanced Capture Registers                                       */
+/********************************************************************/
+menuitem "Watch eCAP Registers";
+
+hotmenu eCAP1_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6A00,x","eCAP1 TSCNT");
+    GEL_WatchAdd("*(long *)0x6A02,x","eCAP1 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6A04,x","eCAP1 CAP1");
+    GEL_WatchAdd("*(long *)0x6A06,x","eCAP1 CAP2");
+    GEL_WatchAdd("*(long *)0x6A08,x","eCAP1 CAP3");
+    GEL_WatchAdd("*(long *)0x6A0A,x","eCAP1 CAP4");
+    GEL_WatchAdd("*0x6A14,x","eCAP1 ECCTL1");
+    GEL_WatchAdd("*0x6A15,x","eCAP1 ECCTL2");
+    GEL_WatchAdd("*0x6A16,x","eCAP1 ECEINT");
+    GEL_WatchAdd("*0x6A17,x","eCAP1 ECFLG");
+    GEL_WatchAdd("*0x6A18,x","eCAP1 ECCLR");
+    GEL_WatchAdd("*0x6A19,x","eCAP1 ECFRC");
+}
+hotmenu eCAP2_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6A20,x","eCAP2 TSCNT");
+    GEL_WatchAdd("*(long *)0x6A22,x","eCAP2 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6A24,x","eCAP2 CAP1");
+    GEL_WatchAdd("*(long *)0x6A26,x","eCAP2 CAP2");
+    GEL_WatchAdd("*(long *)0x6A28,x","eCAP2 CAP3");
+    GEL_WatchAdd("*(long *)0x6A2A,x","eCAP2 CAP4");
+    GEL_WatchAdd("*0x6A34,x","eCAP2 ECCTL1");
+    GEL_WatchAdd("*0x6A35,x","eCAP2 ECCTL2");
+    GEL_WatchAdd("*0x6A36,x","eCAP2 ECEINT");
+    GEL_WatchAdd("*0x6A37,x","eCAP2 ECFLG");
+    GEL_WatchAdd("*0x6A38,x","eCAP2 ECCLR");
+    GEL_WatchAdd("*0x6A39,x","eCAP2 ECFRC");
+}
+hotmenu eCAP3_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6A40,x","eCAP3 TSCNT");
+    GEL_WatchAdd("*(long *)0x6A42,x","eCAP3 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6A44,x","eCAP3 CAP1");
+    GEL_WatchAdd("*(long *)0x6A46,x","eCAP3 CAP2");
+    GEL_WatchAdd("*(long *)0x6A48,x","eCAP3 CAP3");
+    GEL_WatchAdd("*(long *)0x6A4A,x","eCAP3 CAP4");
+    GEL_WatchAdd("*0x6A54,x","eCAP3 ECCTL1");
+    GEL_WatchAdd("*0x6A55,x","eCAP3 ECCTL2");
+    GEL_WatchAdd("*0x6A56,x","eCAP3 ECEINT");
+    GEL_WatchAdd("*0x6A57,x","eCAP3 ECFLG");
+    GEL_WatchAdd("*0x6A58,x","eCAP3 ECCLR");
+    GEL_WatchAdd("*0x6A59,x","eCAP3 ECFRC");
+}
+hotmenu eCAP4_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6A60,x","eCAP4 TSCNT");
+    GEL_WatchAdd("*(long *)0x6A62,x","eCAP4 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6A64,x","eCAP4 CAP1");
+    GEL_WatchAdd("*(long *)0x6A66,x","eCAP4 CAP2");
+    GEL_WatchAdd("*(long *)0x6A68,x","eCAP4 CAP3");
+    GEL_WatchAdd("*(long *)0x6A6A,x","eCAP4 CAP4");
+    GEL_WatchAdd("*0x6A74,x","eCAP4 ECCTL1");
+    GEL_WatchAdd("*0x6A75,x","eCAP4 ECCTL2");
+    GEL_WatchAdd("*0x6A76,x","eCAP4 ECEINT");
+    GEL_WatchAdd("*0x6A77,x","eCAP4 ECFLG");
+    GEL_WatchAdd("*0x6A78,x","eCAP4 ECCLR");
+    GEL_WatchAdd("*0x6A79,x","eCAP4 ECFRC");
+}
+
+/********************************************************************/
+/* Enhanced PWM Registers                                           */
+/********************************************************************/
+menuitem "Watch ePWM Registers";
+
+hotmenu ePWM1_All_Regs()
+{
+    GEL_WatchAdd("*0x6800,x","ePWM1 TBCTL");
+    GEL_WatchAdd("*0x6801,x","ePWM1 TBSTS");
+    GEL_WatchAdd("*0x6802,x","ePWM1 TBPHSHR");
+    GEL_WatchAdd("*0x6803,x","ePWM1 TBPHS");
+    GEL_WatchAdd("*0x6804,x","ePWM1 TBCTR");
+    GEL_WatchAdd("*0x6805,x","ePWM1 TBPRD");
+    GEL_WatchAdd("*0x6807,x","ePWM1 CMPCTL");
+    GEL_WatchAdd("*0x6808,x","ePWM1 CMPAHR");
+    GEL_WatchAdd("*0x6809,x","ePWM1 CMPA");
+    GEL_WatchAdd("*0x680A,x","ePWM1 CMPB");
+    GEL_WatchAdd("*0x680B,x","ePWM1 AQCTLA");
+    GEL_WatchAdd("*0x680C,x","ePWM1 AQCTLB");
+    GEL_WatchAdd("*0x680D,x","ePWM1 AQSFRC");
+    GEL_WatchAdd("*0x680E,x","ePWM1 AQCSFRC");
+    GEL_WatchAdd("*0x680F,x","ePWM1 DBCTL");
+    GEL_WatchAdd("*0x6810,x","ePWM1 DBRED");
+    GEL_WatchAdd("*0x6811,x","ePWM1 DBFED");
+    GEL_WatchAdd("*0x6812,x","ePWM1 TZSEL");
+    GEL_WatchAdd("*0x6813,x","ePWM1 TZDCSEL");
+    GEL_WatchAdd("*0x6814,x","ePWM1 TZCTL");
+    GEL_WatchAdd("*0x6815,x","ePWM1 TZEINT");
+    GEL_WatchAdd("*0x6816,x","ePWM1 TZFLG");
+    GEL_WatchAdd("*0x6817,x","ePWM1 TZCLR");
+    GEL_WatchAdd("*0x6818,x","ePWM1 TZFRC");
+    GEL_WatchAdd("*0x6819,x","ePWM1 ETSEL");
+    GEL_WatchAdd("*0x681A,x","ePWM1 ETPS");
+    GEL_WatchAdd("*0x681B,x","ePWM1 ETFLG");
+    GEL_WatchAdd("*0x681C,x","ePWM1 ETCLR");
+    GEL_WatchAdd("*0x681D,x","ePWM1 ETFRC");
+    GEL_WatchAdd("*0x681E,x","ePWM1 PCCTL");
+    GEL_WatchAdd("*0x6820,x","ePWM1 HRCNFG");
+}
+hotmenu ePWM1_TB_Regs()
+{
+    GEL_WatchAdd("*0x6800,x","ePWM1 TBCTL");
+    GEL_WatchAdd("*0x6801,x","ePWM1 TBSTS");
+    GEL_WatchAdd("*0x6802,x","ePWM1 TBPHSHR");
+    GEL_WatchAdd("*0x6803,x","ePWM1 TBPHS");
+    GEL_WatchAdd("*0x6804,x","ePWM1 TBCTR");
+    GEL_WatchAdd("*0x6805,x","ePWM1 TBPRD");
+}
+hotmenu ePWM1_CMP_Regs()
+{
+    GEL_WatchAdd("*0x6807,x","ePWM1 CMPCTL");
+    GEL_WatchAdd("*0x6808,x","ePWM1 CMPAHR");
+    GEL_WatchAdd("*0x6809,x","ePWM1 CMPA");
+    GEL_WatchAdd("*0x680A,x","ePWM1 CMPB");
+}
+hotmenu ePWM1_AQ_Regs()
+{
+    GEL_WatchAdd("*0x680B,x","ePWM1 AQCTLA");
+    GEL_WatchAdd("*0x680C,x","ePWM1 AQCTLB");
+    GEL_WatchAdd("*0x680D,x","ePWM1 AQSFRC");
+    GEL_WatchAdd("*0x680E,x","ePWM1 AQCSFRC");
+}
+hotmenu ePWM1_DB_Regs()
+{
+    GEL_WatchAdd("*0x680F,x","ePWM1 DBCTL");
+    GEL_WatchAdd("*0x6810,x","ePWM1 DBRED");
+    GEL_WatchAdd("*0x6811,x","ePWM1 DBFED");
+}
+hotmenu ePWM1_TZ_Regs()
+{
+    GEL_WatchAdd("*0x6812,x","ePWM1 TZSEL");
+    GEL_WatchAdd("*0x6814,x","ePWM1 TZCTL");
+    GEL_WatchAdd("*0x6815,x","ePWM1 TZEINT");
+    GEL_WatchAdd("*0x6816,x","ePWM1 TZFLG");
+    GEL_WatchAdd("*0x6817,x","ePWM1 TZCLR");
+    GEL_WatchAdd("*0x6818,x","ePWM1 TZFRC");
+}
+hotmenu ePWM1_ET_Regs()
+{
+    GEL_WatchAdd("*0x6819,x","ePWM1 ETSEL");
+    GEL_WatchAdd("*0x681A,x","ePWM1 ETPS");
+    GEL_WatchAdd("*0x681B,x","ePWM1 ETFLG");
+    GEL_WatchAdd("*0x681C,x","ePWM1 ETCLR");
+    GEL_WatchAdd("*0x681D,x","ePWM1 ETFRC");
+}
+hotmenu ePWM2_All_Regs()
+{
+    GEL_WatchAdd("*0x6840,x","ePWM2 TBCTL");
+    GEL_WatchAdd("*0x6841,x","ePWM2 TBSTS");
+    GEL_WatchAdd("*0x6842,x","ePWM2 TBPHSHR");
+    GEL_WatchAdd("*0x6843,x","ePWM2 TBPHS");
+    GEL_WatchAdd("*0x6844,x","ePWM2 TBCTR");
+    GEL_WatchAdd("*0x6845,x","ePWM2 TBPRD");
+    GEL_WatchAdd("*0x6847,x","ePWM2 CMPCTL");
+    GEL_WatchAdd("*0x6848,x","ePWM2 CMPAHR");
+    GEL_WatchAdd("*0x6849,x","ePWM2 CMPA");
+    GEL_WatchAdd("*0x684A,x","ePWM2 CMPB");
+    GEL_WatchAdd("*0x684B,x","ePWM2 AQCTLA");
+    GEL_WatchAdd("*0x684C,x","ePWM2 AQCTLB");
+    GEL_WatchAdd("*0x684D,x","ePWM2 AQSFRC");
+    GEL_WatchAdd("*0x684E,x","ePWM2 AQCSFRC");
+    GEL_WatchAdd("*0x684F,x","ePWM2 DBCTL");
+    GEL_WatchAdd("*0x6850,x","ePWM2 DBRED");
+    GEL_WatchAdd("*0x6851,x","ePWM2 DBFED");
+    GEL_WatchAdd("*0x6852,x","ePWM2 TZSEL");
+    GEL_WatchAdd("*0x6853,x","ePWM2 TZDCSEL");
+    GEL_WatchAdd("*0x6854,x","ePWM2 TZCTL");
+    GEL_WatchAdd("*0x6855,x","ePWM2 TZEINT");
+    GEL_WatchAdd("*0x6856,x","ePWM2 TZFLG");
+    GEL_WatchAdd("*0x6857,x","ePWM2 TZCLR");
+    GEL_WatchAdd("*0x6858,x","ePWM2 TZFRC");
+    GEL_WatchAdd("*0x6859,x","ePWM2 ETSEL");
+    GEL_WatchAdd("*0x685A,x","ePWM2 ETPS");
+    GEL_WatchAdd("*0x685B,x","ePWM2 ETFLG");
+    GEL_WatchAdd("*0x685C,x","ePWM2 ETCLR");
+    GEL_WatchAdd("*0x685D,x","ePWM2 ETFRC");
+    GEL_WatchAdd("*0x685E,x","ePWM2 PCCTL");
+    GEL_WatchAdd("*0x6860,x","ePWM2 HRCNFG");
+}
+hotmenu ePWM2_TB_Regs()
+{
+    GEL_WatchAdd("*0x6840,x","ePWM2 TBCTL");
+    GEL_WatchAdd("*0x6841,x","ePWM2 TBSTS");
+    GEL_WatchAdd("*0x6842,x","ePWM2 TBPHSHR");
+    GEL_WatchAdd("*0x6843,x","ePWM2 TBPHS");
+    GEL_WatchAdd("*0x6844,x","ePWM2 TBCTR");
+    GEL_WatchAdd("*0x6845,x","ePWM2 TBPRD");
+}
+hotmenu ePWM2_CMP_Regs()
+{
+    GEL_WatchAdd("*0x6847,x","ePWM2 CMPCTL");
+    GEL_WatchAdd("*0x6848,x","ePWM2 CMPAHR");
+    GEL_WatchAdd("*0x6849,x","ePWM2 CMPA");
+    GEL_WatchAdd("*0x684A,x","ePWM2 CMPB");
+}
+hotmenu ePWM2_AQ_Regs()
+{
+    GEL_WatchAdd("*0x684B,x","ePWM2 AQCTLA");
+    GEL_WatchAdd("*0x684C,x","ePWM2 AQCTLB");
+    GEL_WatchAdd("*0x684D,x","ePWM2 AQSFRC");
+    GEL_WatchAdd("*0x684E,x","ePWM2 AQCSFRC");
+}
+hotmenu ePWM2_DB_Regs()
+{
+    GEL_WatchAdd("*0x684F,x","ePWM2 DBCTL");
+    GEL_WatchAdd("*0x6850,x","ePWM2 DBRED");
+    GEL_WatchAdd("*0x6851,x","ePWM2 DBFED");
+}
+hotmenu ePWM2_TZ_Regs()
+{
+    GEL_WatchAdd("*0x6852,x","ePWM2 TZSEL");
+    GEL_WatchAdd("*0x6854,x","ePWM2 TZCTL");
+    GEL_WatchAdd("*0x6855,x","ePWM2 TZEINT");
+    GEL_WatchAdd("*0x6856,x","ePWM2 TZFLG");
+    GEL_WatchAdd("*0x6857,x","ePWM2 TZCLR");
+    GEL_WatchAdd("*0x6858,x","ePWM2 TZFRC");
+}
+hotmenu ePWM2_ET_Regs()
+{
+    GEL_WatchAdd("*0x6859,x","ePWM2 ETSEL");
+    GEL_WatchAdd("*0x685A,x","ePWM2 ETPS");
+    GEL_WatchAdd("*0x685B,x","ePWM2 ETFLG");
+    GEL_WatchAdd("*0x685C,x","ePWM2 ETCLR");
+    GEL_WatchAdd("*0x685D,x","ePWM2 ETFRC");
+}
+hotmenu ePWM3_All_Regs()
+{
+    GEL_WatchAdd("*0x6880,x","ePWM3 TBCTL");
+    GEL_WatchAdd("*0x6881,x","ePWM3 TBSTS");
+    GEL_WatchAdd("*0x6882,x","ePWM3 TBPHSHR");
+    GEL_WatchAdd("*0x6883,x","ePWM3 TBPHS");
+    GEL_WatchAdd("*0x6884,x","ePWM3 TBCTR");
+    GEL_WatchAdd("*0x6885,x","ePWM3 TBPRD");
+    GEL_WatchAdd("*0x6887,x","ePWM3 CMPCTL");
+    GEL_WatchAdd("*0x6888,x","ePWM3 CMPAHR");
+    GEL_WatchAdd("*0x6889,x","ePWM3 CMPA");
+    GEL_WatchAdd("*0x688A,x","ePWM3 CMPB");
+    GEL_WatchAdd("*0x688B,x","ePWM3 AQCTLA");
+    GEL_WatchAdd("*0x688C,x","ePWM3 AQCTLB");
+    GEL_WatchAdd("*0x688D,x","ePWM3 AQSFRC");
+    GEL_WatchAdd("*0x688E,x","ePWM3 AQCSFRC");
+    GEL_WatchAdd("*0x688F,x","ePWM3 DBCTL");
+    GEL_WatchAdd("*0x6890,x","ePWM3 DBRED");
+    GEL_WatchAdd("*0x6891,x","ePWM3 DBFED");
+    GEL_WatchAdd("*0x6892,x","ePWM3 TZSEL");
+    GEL_WatchAdd("*0x6893,x","ePWM3 TZDCSEL");
+    GEL_WatchAdd("*0x6894,x","ePWM3 TZCTL");
+    GEL_WatchAdd("*0x6895,x","ePWM3 TZEINT");
+    GEL_WatchAdd("*0x6896,x","ePWM3 TZFLG");
+    GEL_WatchAdd("*0x6897,x","ePWM3 TZCLR");
+    GEL_WatchAdd("*0x6898,x","ePWM3 TZFRC");
+    GEL_WatchAdd("*0x6899,x","ePWM3 ETSEL");
+    GEL_WatchAdd("*0x689A,x","ePWM3 ETPS");
+    GEL_WatchAdd("*0x689B,x","ePWM3 ETFLG");
+    GEL_WatchAdd("*0x689C,x","ePWM3 ETCLR");
+    GEL_WatchAdd("*0x689D,x","ePWM3 ETFRC");
+    GEL_WatchAdd("*0x689E,x","ePWM3 PCCTL");
+    GEL_WatchAdd("*0x68A0,x","ePWM3 HRCNFG");
+}
+hotmenu ePWM3_TB_Regs()
+{
+    GEL_WatchAdd("*0x6880,x","ePWM3 TBCTL");
+    GEL_WatchAdd("*0x6881,x","ePWM3 TBSTS");
+    GEL_WatchAdd("*0x6882,x","ePWM3 TBPHSHR");
+    GEL_WatchAdd("*0x6883,x","ePWM3 TBPHS");
+    GEL_WatchAdd("*0x6884,x","ePWM3 TBCTR");
+    GEL_WatchAdd("*0x6885,x","ePWM3 TBPRD");
+}
+hotmenu ePWM3_CMP_Regs()
+{
+    GEL_WatchAdd("*0x6887,x","ePWM3 CMPCTL");
+    GEL_WatchAdd("*0x6888,x","ePWM3 CMPAHR");
+    GEL_WatchAdd("*0x6889,x","ePWM3 CMPA");
+    GEL_WatchAdd("*0x688A,x","ePWM3 CMPB");
+}
+hotmenu ePWM3_AQ_Regs()
+{
+    GEL_WatchAdd("*0x688B,x","ePWM3 AQCTLA");
+    GEL_WatchAdd("*0x688C,x","ePWM3 AQCTLB");
+    GEL_WatchAdd("*0x688D,x","ePWM3 AQSFRC");
+    GEL_WatchAdd("*0x688E,x","ePWM3 AQCSFRC");
+}
+hotmenu ePWM3_DB_Regs()
+{
+    GEL_WatchAdd("*0x688F,x","ePWM3 DBCTL");
+    GEL_WatchAdd("*0x6890,x","ePWM3 DBRED");
+    GEL_WatchAdd("*0x6891,x","ePWM3 DBFED");
+}
+hotmenu ePWM3_TZ_Regs()
+{
+    GEL_WatchAdd("*0x6892,x","ePWM3 TZSEL");
+    GEL_WatchAdd("*0x6894,x","ePWM3 TZCTL");
+    GEL_WatchAdd("*0x6895,x","ePWM3 TZEINT");
+    GEL_WatchAdd("*0x6896,x","ePWM3 TZFLG");
+    GEL_WatchAdd("*0x6897,x","ePWM3 TZCLR");
+    GEL_WatchAdd("*0x6898,x","ePWM3 TZFRC");
+}
+hotmenu ePWM3_ET_Regs()
+{
+    GEL_WatchAdd("*0x6899,x","ePWM3 ETSEL");
+    GEL_WatchAdd("*0x689A,x","ePWM3 ETPS");
+    GEL_WatchAdd("*0x689B,x","ePWM3 ETFLG");
+    GEL_WatchAdd("*0x689C,x","ePWM3 ETCLR");
+    GEL_WatchAdd("*0x689D,x","ePWM3 ETFRC");
+}
+hotmenu ePWM4_All_Regs()
+{
+    GEL_WatchAdd("*0x68C0,x","ePWM4 TBCTL");
+    GEL_WatchAdd("*0x68C1,x","ePWM4 TBSTS");
+    GEL_WatchAdd("*0x68C2,x","ePWM4 TBPHSHR");
+    GEL_WatchAdd("*0x68C3,x","ePWM4 TBPHS");
+    GEL_WatchAdd("*0x68C4,x","ePWM4 TBCTR");
+    GEL_WatchAdd("*0x68C5,x","ePWM4 TBPRD");
+    GEL_WatchAdd("*0x68C7,x","ePWM4 CMPCTL");
+    GEL_WatchAdd("*0x68C8,x","ePWM4 CMPAHR");
+    GEL_WatchAdd("*0x68C9,x","ePWM4 CMPA");
+    GEL_WatchAdd("*0x68CA,x","ePWM4 CMPB");
+    GEL_WatchAdd("*0x68CB,x","ePWM4 AQCTLA");
+    GEL_WatchAdd("*0x68CC,x","ePWM4 AQCTLB");
+    GEL_WatchAdd("*0x68CD,x","ePWM4 AQSFRC");
+    GEL_WatchAdd("*0x68CE,x","ePWM4 AQCSFRC");
+    GEL_WatchAdd("*0x68CF,x","ePWM4 DBCTL");
+    GEL_WatchAdd("*0x68D0,x","ePWM4 DBRED");
+    GEL_WatchAdd("*0x68D1,x","ePWM4 DBFED");
+    GEL_WatchAdd("*0x68D2,x","ePWM4 TZSEL");
+    GEL_WatchAdd("*0x68D3,x","ePWM4 TZDCSEL");
+    GEL_WatchAdd("*0x68D4,x","ePWM4 TZCTL");
+    GEL_WatchAdd("*0x68D5,x","ePWM4 TZEINT");
+    GEL_WatchAdd("*0x68D6,x","ePWM4 TZFLG");
+    GEL_WatchAdd("*0x68D7,x","ePWM4 TZCLR");
+    GEL_WatchAdd("*0x68D8,x","ePWM4 TZFRC");
+    GEL_WatchAdd("*0x68D9,x","ePWM4 ETSEL");
+    GEL_WatchAdd("*0x68DA,x","ePWM4 ETPS");
+    GEL_WatchAdd("*0x68DB,x","ePWM4 ETFLG");
+    GEL_WatchAdd("*0x68DC,x","ePWM4 ETCLR");
+    GEL_WatchAdd("*0x68DD,x","ePWM4 ETFRC");
+    GEL_WatchAdd("*0x68DE,x","ePWM4 PCCTL");
+    GEL_WatchAdd("*0x68E0,x","ePWM4 HRCNFG");
+}
+hotmenu ePWM4_TB_Regs()
+{
+    GEL_WatchAdd("*0x68C0,x","ePWM4 TBCTL");
+    GEL_WatchAdd("*0x68C1,x","ePWM4 TBSTS");
+    GEL_WatchAdd("*0x68C2,x","ePWM4 TBPHSHR");
+    GEL_WatchAdd("*0x68C3,x","ePWM4 TBPHS");
+    GEL_WatchAdd("*0x68C4,x","ePWM4 TBCTR");
+    GEL_WatchAdd("*0x68C5,x","ePWM4 TBPRD");
+}
+hotmenu ePWM4_CMP_Regs()
+{
+    GEL_WatchAdd("*0x68C7,x","ePWM4 CMPCTL");
+    GEL_WatchAdd("*0x68C8,x","ePWM4 CMPAHR");
+    GEL_WatchAdd("*0x68C9,x","ePWM4 CMPA");
+    GEL_WatchAdd("*0x68CA,x","ePWM4 CMPB");
+}
+hotmenu ePWM4_AQ_Regs()
+{
+    GEL_WatchAdd("*0x68CB,x","ePWM4 AQCTLA");
+    GEL_WatchAdd("*0x68CC,x","ePWM4 AQCTLB");
+    GEL_WatchAdd("*0x68CD,x","ePWM4 AQSFRC");
+    GEL_WatchAdd("*0x68CE,x","ePWM4 AQCSFRC");
+}
+hotmenu ePWM4_DB_Regs()
+{
+    GEL_WatchAdd("*0x68CF,x","ePWM4 DBCTL");
+    GEL_WatchAdd("*0x68D0,x","ePWM4 DBRED");
+    GEL_WatchAdd("*0x68D1,x","ePWM4 DBFED"); 
+}
+hotmenu ePWM4_TZ_Regs()
+{
+    GEL_WatchAdd("*0x68D2,x","ePWM4 TZSEL");
+    GEL_WatchAdd("*0x68D4,x","ePWM4 TZCTL");
+    GEL_WatchAdd("*0x68D5,x","ePWM4 TZEINT");
+    GEL_WatchAdd("*0x68D6,x","ePWM4 TZFLG");
+    GEL_WatchAdd("*0x68D7,x","ePWM4 TZCLR");
+    GEL_WatchAdd("*0x68D8,x","ePWM4 TZFRC");
+}
+hotmenu ePWM4_ET_Regs()
+{
+    GEL_WatchAdd("*0x68D9,x","ePWM4 ETSEL");
+    GEL_WatchAdd("*0x68DA,x","ePWM4 ETPS");
+    GEL_WatchAdd("*0x68DB,x","ePWM4 ETFLG");
+    GEL_WatchAdd("*0x68DC,x","ePWM4 ETCLR");
+    GEL_WatchAdd("*0x68DD,x","ePWM4 ETFRC");
+}
+hotmenu ePWM5_All_Regs()
+{
+    GEL_WatchAdd("*0x6900,x","ePWM5 TBCTL");
+    GEL_WatchAdd("*0x6901,x","ePWM5 TBSTS");
+    GEL_WatchAdd("*0x6903,x","ePWM5 TBPHS");
+    GEL_WatchAdd("*0x6904,x","ePWM5 TBCTR");
+    GEL_WatchAdd("*0x6905,x","ePWM5 TBPRD");
+    GEL_WatchAdd("*0x6907,x","ePWM5 CMPCTL");
+    GEL_WatchAdd("*0x6909,x","ePWM5 CMPA");
+    GEL_WatchAdd("*0x690A,x","ePWM5 CMPB");
+    GEL_WatchAdd("*0x690B,x","ePWM5 AQCTLA");
+    GEL_WatchAdd("*0x690C,x","ePWM5 AQCTLB");
+    GEL_WatchAdd("*0x690D,x","ePWM5 AQSFRC");
+    GEL_WatchAdd("*0x690E,x","ePWM5 AQCSFRC");
+    GEL_WatchAdd("*0x690F,x","ePWM5 DBCTL");
+    GEL_WatchAdd("*0x6910,x","ePWM5 DBRED");
+    GEL_WatchAdd("*0x6911,x","ePWM5 DBFED");
+    GEL_WatchAdd("*0x6912,x","ePWM5 TZSEL");
+    GEL_WatchAdd("*0x6913,x","ePWM5 TZDCSEL");
+    GEL_WatchAdd("*0x6914,x","ePWM5 TZCTL");
+    GEL_WatchAdd("*0x6915,x","ePWM5 TZEINT");
+    GEL_WatchAdd("*0x6916,x","ePWM5 TZFLG");
+    GEL_WatchAdd("*0x6917,x","ePWM5 TZCLR");
+    GEL_WatchAdd("*0x6918,x","ePWM5 TZFRC");
+    GEL_WatchAdd("*0x6919,x","ePWM5 ETSEL");
+    GEL_WatchAdd("*0x691A,x","ePWM5 ETPS");
+    GEL_WatchAdd("*0x691B,x","ePWM5 ETFLG");
+    GEL_WatchAdd("*0x691C,x","ePWM5 ETCLR");
+    GEL_WatchAdd("*0x691D,x","ePWM5 ETFRC");
+    GEL_WatchAdd("*0x691E,x","ePWM5 PCCTL");
+}
+hotmenu ePWM5_TB_Regs()
+{
+    GEL_WatchAdd("*0x6900,x","ePWM5 TBCTL");
+    GEL_WatchAdd("*0x6901,x","ePWM5 TBSTS");
+    GEL_WatchAdd("*0x6903,x","ePWM5 TBPHS");
+    GEL_WatchAdd("*0x6904,x","ePWM5 TBCTR");
+    GEL_WatchAdd("*0x6905,x","ePWM5 TBPRD");
+}
+hotmenu ePWM5_CMP_Regs()
+{
+    GEL_WatchAdd("*0x6907,x","ePWM5 CMPCTL");
+    GEL_WatchAdd("*0x6909,x","ePWM5 CMPA");
+    GEL_WatchAdd("*0x690A,x","ePWM5 CMPB");
+}
+hotmenu ePWM5_AQ_Regs()
+{
+    GEL_WatchAdd("*0x690B,x","ePWM5 AQCTLA");
+    GEL_WatchAdd("*0x690C,x","ePWM5 AQCTLB");
+    GEL_WatchAdd("*0x690D,x","ePWM5 AQSFRC");
+    GEL_WatchAdd("*0x690E,x","ePWM5 AQCSFRC");
+}
+hotmenu ePWM5_DB_Regs()
+{
+    GEL_WatchAdd("*0x690F,x","ePWM5 DBCTL");
+    GEL_WatchAdd("*0x6910,x","ePWM5 DBRED");
+    GEL_WatchAdd("*0x6911,x","ePWM5 DBFED"); 
+}
+hotmenu ePWM5_TZ_Regs()
+{
+    GEL_WatchAdd("*0x6912,x","ePWM5 TZSEL");
+    GEL_WatchAdd("*0x6914,x","ePWM5 TZCTL");
+    GEL_WatchAdd("*0x6915,x","ePWM5 TZEINT");
+    GEL_WatchAdd("*0x6916,x","ePWM5 TZFLG");
+    GEL_WatchAdd("*0x6917,x","ePWM5 TZCLR");
+    GEL_WatchAdd("*0x6918,x","ePWM5 TZFRC");
+}
+hotmenu ePWM5_ET_Regs()
+{
+    GEL_WatchAdd("*0x6919,x","ePWM5 ETSEL");
+    GEL_WatchAdd("*0x691A,x","ePWM5 ETPS");
+    GEL_WatchAdd("*0x691B,x","ePWM5 ETFLG");
+    GEL_WatchAdd("*0x691C,x","ePWM5 ETCLR");
+    GEL_WatchAdd("*0x691D,x","ePWM5 ETFRC");
+}
+hotmenu ePWM6_All_Regs()
+{
+    GEL_WatchAdd("*0x6940,x","ePWM6 TBCTL");
+    GEL_WatchAdd("*0x6941,x","ePWM6 TBSTS");
+    GEL_WatchAdd("*0x6943,x","ePWM6 TBPHS");
+    GEL_WatchAdd("*0x6944,x","ePWM6 TBCTR");
+    GEL_WatchAdd("*0x6945,x","ePWM6 TBPRD");
+    GEL_WatchAdd("*0x6947,x","ePWM6 CMPCTL");
+    GEL_WatchAdd("*0x6949,x","ePWM6 CMPA");
+    GEL_WatchAdd("*0x694A,x","ePWM6 CMPB");
+    GEL_WatchAdd("*0x694B,x","ePWM6 AQCTLA");
+    GEL_WatchAdd("*0x694C,x","ePWM6 AQCTLB");
+    GEL_WatchAdd("*0x694D,x","ePWM6 AQSFRC");
+    GEL_WatchAdd("*0x694E,x","ePWM6 AQCSFRC");
+    GEL_WatchAdd("*0x694F,x","ePWM6 DBCTL");
+    GEL_WatchAdd("*0x6950,x","ePWM6 DBRED");
+    GEL_WatchAdd("*0x6951,x","ePWM6 DBFED");
+    GEL_WatchAdd("*0x6952,x","ePWM6 TZSEL");
+    GEL_WatchAdd("*0x6953,x","ePWM6 TZDCSEL");
+    GEL_WatchAdd("*0x6954,x","ePWM6 TZCTL");
+    GEL_WatchAdd("*0x6955,x","ePWM6 TZEINT");
+    GEL_WatchAdd("*0x6956,x","ePWM6 TZFLG");
+    GEL_WatchAdd("*0x6957,x","ePWM6 TZCLR");
+    GEL_WatchAdd("*0x6958,x","ePWM6 TZFRC");
+    GEL_WatchAdd("*0x6959,x","ePWM6 ETSEL");
+    GEL_WatchAdd("*0x695A,x","ePWM6 ETPS");
+    GEL_WatchAdd("*0x695B,x","ePWM6 ETFLG");
+    GEL_WatchAdd("*0x695C,x","ePWM6 ETCLR");
+    GEL_WatchAdd("*0x695D,x","ePWM6 ETFRC");
+    GEL_WatchAdd("*0x695E,x","ePWM6 PCCTL");
+
+}
+hotmenu ePWM6_TB_Regs()
+{
+    GEL_WatchAdd("*0x6940,x","ePWM6 TBCTL");
+    GEL_WatchAdd("*0x6941,x","ePWM6 TBSTS");
+    GEL_WatchAdd("*0x6943,x","ePWM6 TBPHS");
+    GEL_WatchAdd("*0x6944,x","ePWM6 TBCTR");
+    GEL_WatchAdd("*0x6945,x","ePWM6 TBPRD");
+}
+hotmenu ePWM6_CMP_Regs()
+{
+    GEL_WatchAdd("*0x6947,x","ePWM6 CMPCTL");
+    GEL_WatchAdd("*0x6949,x","ePWM6 CMPA");
+    GEL_WatchAdd("*0x694A,x","ePWM6 CMPB");
+}
+hotmenu ePWM6_AQ_Regs()
+{
+    GEL_WatchAdd("*0x694B,x","ePWM6 AQCTLA");
+    GEL_WatchAdd("*0x694C,x","ePWM6 AQCTLB");
+    GEL_WatchAdd("*0x694D,x","ePWM6 AQSFRC");
+    GEL_WatchAdd("*0x694E,x","ePWM6 AQCSFRC");
+}
+hotmenu ePWM6_DB_Regs()
+{
+    GEL_WatchAdd("*0x694F,x","ePWM6 DBCTL");
+    GEL_WatchAdd("*0x6950,x","ePWM6 DBRED");
+    GEL_WatchAdd("*0x6951,x","ePWM6 DBFED");
+}
+hotmenu ePWM6_TZ_Regs()
+{
+    GEL_WatchAdd("*0x6952,x","ePWM6 TZSEL");
+    GEL_WatchAdd("*0x6954,x","ePWM6 TZCTL");
+    GEL_WatchAdd("*0x6955,x","ePWM6 TZEINT");
+    GEL_WatchAdd("*0x6956,x","ePWM6 TZFLG");
+    GEL_WatchAdd("*0x6957,x","ePWM6 TZCLR");
+    GEL_WatchAdd("*0x6958,x","ePWM6 TZFRC");
+}
+hotmenu ePWM6_ET_Regs()
+{
+    GEL_WatchAdd("*0x6959,x","ePWM6 ETSEL");
+    GEL_WatchAdd("*0x695A,x","ePWM6 ETPS");
+    GEL_WatchAdd("*0x695B,x","ePWM6 ETFLG");
+    GEL_WatchAdd("*0x695C,x","ePWM6 ETCLR");
+    GEL_WatchAdd("*0x695D,x","ePWM6 ETFRC");
+}
+
+
+/********************************************************************/
+/* Enhanced EQEP Registers                                          */
+/********************************************************************/
+menuitem "Watch eQEP"
+
+hotmenu eQEP1_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6B00,x","eQEP1 QPOSCNT");
+    GEL_WatchAdd("*(long *)0x6B02,x","eQEP1 QPOSINIT");
+    GEL_WatchAdd("*(long *)0x6B04,x","eQEP1 QPOSMAX");
+    GEL_WatchAdd("*(long *)0x6B06,x","eQEP1 QPOSCMP");
+    GEL_WatchAdd("*(long *)0x6B08,x","eQEP1 QPOSILAT");
+    GEL_WatchAdd("*(long *)0x6B0A,x","eQEP1 QPOSSLAT");
+    GEL_WatchAdd("*(long *)0x6B0C,x","eQEP1 QPOSLAT");
+    GEL_WatchAdd("*(long *)0x6B0E,x","eQEP1 QUTMR");
+    GEL_WatchAdd("*(long *)0x6B10,x","eQEP1 QUPRD");
+    GEL_WatchAdd("*0x6B12,x","eQEP1 QWDTMR");
+    GEL_WatchAdd("*0x6B13,x","eQEP1 QWDPRD");
+    GEL_WatchAdd("*0x6B14,x","eQEP1 QDECCTL");
+    GEL_WatchAdd("*0x6B15,x","eQEP1 QEPCTL");
+    GEL_WatchAdd("*0x6B16,x","eQEP1 QCAPCTL");
+    GEL_WatchAdd("*0x6B17,x","eQEP1 QPOSCTL");
+    GEL_WatchAdd("*0x6B18,x","eQEP1 QEINT");
+    GEL_WatchAdd("*0x6B19,x","eQEP1 QFLG");
+    GEL_WatchAdd("*0x6B1A,x","eQEP1 QCLR");
+    GEL_WatchAdd("*0x6B1B,x","eQEP1 QFRC");
+    GEL_WatchAdd("*0x6B1C,x","eQEP1 QEPSTS");
+    GEL_WatchAdd("*0x6B1D,x","eQEP1 QCTMR");
+    GEL_WatchAdd("*0x6B1E,x","eQEP1 QCPRD");
+    GEL_WatchAdd("*0x6B1F,x","eQEP1 QCTMRLAT");
+    GEL_WatchAdd("*0x6B20,x","eQEP1 QCPRDLAT");
+}
+hotmenu eQEP2_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6B40,x","eQEP2 QPOSCNT");
+    GEL_WatchAdd("*(long *)0x6B42,x","eQEP2 QPOSINIT");
+    GEL_WatchAdd("*(long *)0x6B44,x","eQEP2 QPOSMAX");
+    GEL_WatchAdd("*(long *)0x6B46,x","eQEP2 QPOSCMP");
+    GEL_WatchAdd("*(long *)0x6B48,x","eQEP2 QPOSILAT");
+    GEL_WatchAdd("*(long *)0x6B4A,x","eQEP2 QPOSSLAT");
+    GEL_WatchAdd("*(long *)0x6B4C,x","eQEP2 QPOSLAT");
+    GEL_WatchAdd("(long *)*0x6B4E,x","eQEP2 QUTMR");
+    GEL_WatchAdd("*(long *)0x6B50,x","eQEP2 QUPRD");
+    GEL_WatchAdd("*0x6B52,x","eQEP2 QWDTMR");
+    GEL_WatchAdd("*0x6B53,x","eQEP2 QWDPRD");
+    GEL_WatchAdd("*0x6B54,x","eQEP2 QDECCTL");
+    GEL_WatchAdd("*0x6B55,x","eQEP2 QEPCTL");
+    GEL_WatchAdd("*0x6B56,x","eQEP2 QCAPCTL");
+    GEL_WatchAdd("*0x6B57,x","eQEP2 QPOSCTL");
+    GEL_WatchAdd("*0x6B58,x","eQEP2 QEINT");
+    GEL_WatchAdd("*0x6B59,x","eQEP2 QFLG");
+    GEL_WatchAdd("*0x6B5A,x","eQEP2 QCLR");
+    GEL_WatchAdd("*0x6B5B,x","eQEP2 QFRC");
+    GEL_WatchAdd("*0x6B5C,x","eQEP2 QEPSTS");
+    GEL_WatchAdd("*0x6B5D,x","eQEP2 QCTMR");
+    GEL_WatchAdd("*0x6B5E,x","eQEP2 QCPRD");
+    GEL_WatchAdd("*0x6B5F,x","eQEP2 QCTMRLAT");
+    GEL_WatchAdd("*0x6B60,x","eQEP2 QCPRDLAT");
+}
+
+
+/********************************************************************/
+/* External Interface Registers                                     */
+/********************************************************************/
+menuitem "Watch External Interface Registers";
+
+hotmenu All_External_Interface_Regs()
+{
+    GEL_WatchAdd("*(long *)0x0B20,x","XTIMING0");
+    GEL_WatchAdd("*(long *)0x0B2C,x","XTIMING6");
+    GEL_WatchAdd("*(long *)0x0B2E,x","XTIMING7");
+    GEL_WatchAdd("*(long *)0x0B34,x","XINTCNF2");
+    GEL_WatchAdd("*0x0B38,x","XBANK");
+    GEL_WatchAdd("*0x0B3A,x","XREVISION");
+    GEL_WatchAdd("*0x0B3D,x","XRESET");
+}
+
+/********************************************************************/
+/* External Interrupt Registers                                     */
+/********************************************************************/
+menuitem "Watch External Interrupt Registers";
+
+hotmenu All_XINT_Regs()
+{
+    GEL_WatchAdd("*0x7070,x","XINT1CR");
+    GEL_WatchAdd("*0x7071,x","XINT2CR");
+    GEL_WatchAdd("*0x7072,x","XINT3CR");
+    GEL_WatchAdd("*0x7073,x","XINT4CR");
+    GEL_WatchAdd("*0x7074,x","XINT5CR");
+    GEL_WatchAdd("*0x7075,x","XINT6CR");
+    GEL_WatchAdd("*0x7076,x","XINT7CR");
+    GEL_WatchAdd("*0x7077,x","XNMICR");
+    GEL_WatchAdd("*0x7078,x","XINT1CTR");
+    GEL_WatchAdd("*0x7079,x","XINT2CTR");
+    GEL_WatchAdd("*0x707F,x","XNMICTR");
+}
+hotmenu XINT_Control_Regs()
+{
+    GEL_WatchAdd("*0x7070,x","XINT1CR");
+    GEL_WatchAdd("*0x7071,x","XINT2CR");
+    GEL_WatchAdd("*0x7072,x","XINT3CR");
+    GEL_WatchAdd("*0x7073,x","XINT4CR");
+    GEL_WatchAdd("*0x7074,x","XINT5CR");
+    GEL_WatchAdd("*0x7075,x","XINT6CR");
+    GEL_WatchAdd("*0x7076,x","XINT7CR");
+    GEL_WatchAdd("*0x7077,x","XNMICR");
+}
+hotmenu XINT_Counter_Regs()
+{
+    GEL_WatchAdd("*0x7078,x","XINT1CTR");
+    GEL_WatchAdd("*0x7079,x","XINT2CTR");
+    GEL_WatchAdd("*0x707F,x","XNMICTR");
+}
+
+
+/********************************************************************/
+/* FPU Registers                                                    */
+/********************************************************************/
+menuitem "Watch FPU Registers"
+
+hotmenu All_FPU_Single_Precision_Regs()
+{
+    GEL_WatchAdd("RB");
+    GEL_WatchAdd("STF");
+    GEL_WatchAdd("R0H");
+    GEL_WatchAdd("R1H");
+    GEL_WatchAdd("R2H");
+    GEL_WatchAdd("R3H");
+    GEL_WatchAdd("R4H");
+    GEL_WatchAdd("R5H");
+    GEL_WatchAdd("R6H");
+    GEL_WatchAdd("R7H");
+}
+
+
+/********************************************************************/
+/* GPIO Registers                                                   */
+/********************************************************************/
+menuitem "Watch GPIO Registers";
+
+hotmenu All_GPIO_CONTROL_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6F80,x","GPACTRL");
+    GEL_WatchAdd("*(long *)0x6F82,x","GPAQSEL1");
+    GEL_WatchAdd("*(long *)0x6F84,x","GPAQSEL2");
+    GEL_WatchAdd("*(long *)0x6F86,x","GPAMUX1");
+    GEL_WatchAdd("*(long *)0x6F88,x","GPAMUX2");
+    GEL_WatchAdd("*(long *)0x6F8A,x","GPADIR");
+    GEL_WatchAdd("*(long *)0x6F8C,x","GPAPUD");
+
+    GEL_WatchAdd("*(long *)0x6F90,x","GPBCTRL");
+    GEL_WatchAdd("*(long *)0x6F92,x","GPBQSEL1");
+    GEL_WatchAdd("*(long *)0x6F94,x","GPBQSEL2");
+    GEL_WatchAdd("*(long *)0x6F96,x","GPBMUX1");
+    GEL_WatchAdd("*(long *)0x6F98,x","GPBMUX2");
+    GEL_WatchAdd("*(long *)0x6F9A,x","GPBDIR");
+    GEL_WatchAdd("*(long *)0x6F9C,x","GPBPUD");
+
+    GEL_WatchAdd("*(long *)0x6FA6,x","GPCMUX1");
+    GEL_WatchAdd("*(long *)0x6FA8,x","GPCMUX2");
+    GEL_WatchAdd("*(long *)0x6FAA,x","GPCDIR");
+    GEL_WatchAdd("*(long *)0x6FAC,x","GPCPUD");
+}
+hotmenu All_GPIO_DATA_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6FC0,x","GPADAT");
+    GEL_WatchAdd("*(long *)0x6FC2,x","GPASET");
+    GEL_WatchAdd("*(long *)0x6FC4,x","GPACLEAR");
+    GEL_WatchAdd("*(long *)0x6FC6,x","GPATOGGLE");
+    
+    GEL_WatchAdd("*(long *)0x6FC8,x","GPBDAT");
+    GEL_WatchAdd("*(long *)0x6FCA,x","GPBSET");
+    GEL_WatchAdd("*(long *)0x6FCC,x","GPBCLEAR");
+    GEL_WatchAdd("*(long *)0x6FCE,x","GPBTOGGLE");
+
+    GEL_WatchAdd("*(long *)0x6FD0,x","GPCDAT");
+    GEL_WatchAdd("*(long *)0x6FD2,x","GPCSET");
+    GEL_WatchAdd("*(long *)0x6FD4,x","GPCCLEAR");
+    GEL_WatchAdd("*(long *)0x6FD6,x","GPCTOGGLE");
+}
+hotmenu All_GPIO_INTERRUPT_Regs()
+{
+    GEL_WatchAdd("*0x6FE0,x","GPIOXINT1SEL");
+    GEL_WatchAdd("*0x6FE1,x","GPIOXINT2SEL");
+    GEL_WatchAdd("*0x6FE2,x","GPIOXNMISEL");
+    GEL_WatchAdd("*0x6FE3,x","GPIOXINT3SEL");
+    GEL_WatchAdd("*0x6FE4,x","GPIOXINT4SEL");
+    GEL_WatchAdd("*0x6FE5,x","GPIOXINT5SEL");
+    GEL_WatchAdd("*0x6FE6,x","GPIOXINT6SEL");
+    GEL_WatchAdd("*0x6FE7,x","GPIOXINT7SEL");
+    GEL_WatchAdd("*(long *)0x6FE8,x","GPIOLPMSEL");
+}
+hotmenu All_GPA_Registers()
+{
+    GEL_WatchAdd("*(long *)0x6F80,x","GPACTRL");
+    GEL_WatchAdd("*(long *)0x6F82,x","GPAQSEL1");
+    GEL_WatchAdd("*(long *)0x6F84,x","GPAQSEL2");
+    GEL_WatchAdd("*(long *)0x6F86,x","GPAMUX1");
+    GEL_WatchAdd("*(long *)0x6F88,x","GPAMUX2");
+    GEL_WatchAdd("*(long *)0x6F8A,x","GPADIR");
+    GEL_WatchAdd("*(long *)0x6F8C,x","GPAPUD");
+    
+    GEL_WatchAdd("*(long *)0x6FC0,x","GPADAT");
+    GEL_WatchAdd("*(long *)0x6FC2,x","GPASET");
+    GEL_WatchAdd("*(long *)0x6FC4,x","GPACLEAR");
+    GEL_WatchAdd("*(long *)0x6FC6,x","GPATOGGLE");
+}
+hotmenu All_GPB_Registers()
+{
+    GEL_WatchAdd("*(long *)0x6F90,x","GPBCTRL");
+    GEL_WatchAdd("*(long *)0x6F92,x","GPBQSEL1");
+    GEL_WatchAdd("*(long *)0x6F94,x","GPBQSEL2");
+    GEL_WatchAdd("*(long *)0x6F96,x","GPBMUX1");
+    GEL_WatchAdd("*(long *)0x6F98,x","GPBMUX2");
+    GEL_WatchAdd("*(long *)0x6F9A,x","GPBDIR");
+    GEL_WatchAdd("*(long *)0x6F9C,x","GPBPUD");
+
+    GEL_WatchAdd("*(long *)0x6FC8,x","GPBDAT");
+    GEL_WatchAdd("*(long *)0x6FCA,x","GPBSET");
+    GEL_WatchAdd("*(long *)0x6FCC,x","GPBCLEAR");
+    GEL_WatchAdd("*(long *)0x6FCE,x","GPBTOGGLE");
+}
+hotmenu All_GPC_Registers()
+{
+    GEL_WatchAdd("*(long *)0x6FA6,x","GPCMUX1");
+    GEL_WatchAdd("*(long *)0x6FA8,x","GPCMUX2");
+    GEL_WatchAdd("*(long *)0x6FAA,x","GPCDIR");
+    GEL_WatchAdd("*(long *)0x6FAC,x","GPCPUD");
+
+    GEL_WatchAdd("*(long *)0x6FC8,x","GPBDAT");
+    GEL_WatchAdd("*(long *)0x6FCA,x","GPBSET");
+    GEL_WatchAdd("*(long *)0x6FCC,x","GPBCLEAR");
+    GEL_WatchAdd("*(long *)0x6FCE,x","GPBTOGGLE");
+
+    GEL_WatchAdd("*(long *)0x6FD0,x","GPCDAT");
+    GEL_WatchAdd("*(long *)0x6FD2,x","GPCSET");
+    GEL_WatchAdd("*(long *)0x6FD4,x","GPCCLEAR");
+    GEL_WatchAdd("*(long *)0x6FD6,x","GPCTOGGLE");
+}
+
+
+/********************************************************************/
+/* Multichannel Serial Port Registers                               */
+/********************************************************************/
+menuitem "Watch McBSP Registers";
+
+hotmenu All_McBSP_A_Regs()
+{
+    GEL_WatchAdd("*0x5000,x","McBSPA DRR2");
+    GEL_WatchAdd("*0x5001,x","McBSPA DRR1");
+    GEL_WatchAdd("*0x5002,x","McBSPA DXR2");
+    GEL_WatchAdd("*0x5003,x","McBSPA DXR1");
+    GEL_WatchAdd("*0x5004,x","McBSPA SPCR2");
+    GEL_WatchAdd("*0x5005,x","McBSPA SPCR1");
+    GEL_WatchAdd("*0x5006,x","McBSPA RCR2");
+    GEL_WatchAdd("*0x5007,x","McBSPA RCR1");
+    GEL_WatchAdd("*0x5008,x","McBSPA XCR2");
+    GEL_WatchAdd("*0x5009,x","McBSPA XCR1");
+    GEL_WatchAdd("*0x500A,x","McBSPA SRGR2");
+    GEL_WatchAdd("*0x500B,x","McBSPA SRGR1");
+    GEL_WatchAdd("*0x500C,x","McBSPA MCR2");
+    GEL_WatchAdd("*0x500D,x","McBSPA MCR1");
+    GEL_WatchAdd("*0x500E,x","McBSPA RCERA");
+    GEL_WatchAdd("*0x500F,x","McBSPA RCERB");
+    GEL_WatchAdd("*0x5010,x","McBSPA XCERA");
+    GEL_WatchAdd("*0x5011,x","McBSPA XCERB");
+    GEL_WatchAdd("*0x5012,x","McBSPA PCR1");
+    GEL_WatchAdd("*0x5013,x","McBSPA RCERC");
+    GEL_WatchAdd("*0x5014,x","McBSPA RCERD");
+    GEL_WatchAdd("*0x5015,x","McBSPA XCERC");
+    GEL_WatchAdd("*0x5016,x","McBSPA XCERD");
+    GEL_WatchAdd("*0x5017,x","McBSPA RCERE");
+    GEL_WatchAdd("*0x5018,x","McBSPA RCERF");
+    GEL_WatchAdd("*0x5019,x","McBSPA XCERE");
+    GEL_WatchAdd("*0x501A,x","McBSPA XCERF");
+    GEL_WatchAdd("*0x501B,x","McBSPA RCERG");
+    GEL_WatchAdd("*0x501C,x","McBSPA RCERH");
+    GEL_WatchAdd("*0x501D,x","McBSPA XCERG");
+    GEL_WatchAdd("*0x501E,x","McBSPA XCERH");
+    GEL_WatchAdd("*0x5023,x","McBSPA MFFINT");
+    GEL_WatchAdd("*0x503F,x","McBSPA Revision");
+}
+
+/********************************************************************/
+/* I2C Registers                                                    */
+/********************************************************************/
+menuitem "Watch I2C Registers";
+
+hotmenu All_I2C_Regs()
+{
+    GEL_WatchAdd("*0x7900,x","I2COAR");
+    GEL_WatchAdd("*0x7901,x","I2CIER");
+    GEL_WatchAdd("*0x7902,x","I2CSTR");
+    GEL_WatchAdd("*0x7903,x","I2CCLKL");
+    GEL_WatchAdd("*0x7904,x","I2CCLKH");
+    GEL_WatchAdd("*0x7905,x","I2CCNT");
+    GEL_WatchAdd("*0x7906,x","I2CDRR");
+    GEL_WatchAdd("*0x7907,x","I2CSAR");
+    GEL_WatchAdd("*0x7908,x","I2CDXR");
+    GEL_WatchAdd("*0x7909,x","I2CMDR");
+    GEL_WatchAdd("*0x790A,x","I2CISRC");
+    GEL_WatchAdd("*0x790C,x","I2CPSC");
+    GEL_WatchAdd("*0x7920,x","I2CFFTX");
+    GEL_WatchAdd("*0x7921,x","I2CFFRX");
+}
+
+
+/********************************************************************/
+/* Peripheral Interrupt Expansion Registers                         */
+/********************************************************************/
+menuitem "Watch Peripheral Interrupt Expansion Registers";
+
+hotmenu All_PIE_Regs()
+{
+    GEL_WatchAdd("*0x0CE0,x","PIECTRL");
+    GEL_WatchAdd("*0x0CE1,x","PIEACK");
+    GEL_WatchAdd("*0x0CE2,x","PIEIER1");
+    GEL_WatchAdd("*0x0CE3,x","PIEIFR1");
+    GEL_WatchAdd("*0x0CE4,x","PIEIER2");
+    GEL_WatchAdd("*0x0CE5,x","PIEIFR2");
+    GEL_WatchAdd("*0x0CE6,x","PIEIER3");
+    GEL_WatchAdd("*0x0CE7,x","PIEIFR3");
+    GEL_WatchAdd("*0x0CE8,x","PIEIER4");
+    GEL_WatchAdd("*0x0CE9,x","PIEIFR4");
+    GEL_WatchAdd("*0x0CEA,x","PIEIER5");
+    GEL_WatchAdd("*0x0CEB,x","PIEIFR5");
+    GEL_WatchAdd("*0x0CEC,x","PIEIER6");
+    GEL_WatchAdd("*0x0CED,x","PIEIFR6");
+    GEL_WatchAdd("*0x0CEE,x","PIEIER7");
+    GEL_WatchAdd("*0x0CEF,x","PIEIFR7");
+    GEL_WatchAdd("*0x0CF0,x","PIEIER8");
+    GEL_WatchAdd("*0x0CF1,x","PIEIFR8");
+    GEL_WatchAdd("*0x0CF2,x","PIEIER9");
+    GEL_WatchAdd("*0x0CF3,x","PIEIFR9");
+    GEL_WatchAdd("*0x0CF4,x","PIEIER10");
+    GEL_WatchAdd("*0x0CF5,x","PIEIFR10");
+    GEL_WatchAdd("*0x0CF6,x","PIEIER11");
+    GEL_WatchAdd("*0x0CF7,x","PIEIFR11");
+    GEL_WatchAdd("*0x0CF8,x","PIEIER12");
+    GEL_WatchAdd("*0x0CF9,x","PIEIFR12");
+}
+hotmenu PIECTRL()
+{
+    GEL_WatchAdd("*0x0CE0,x","PIECTRL");
+}
+hotmenu PIEACK()
+{
+    GEL_WatchAdd("*0x0CE1,x","PIEACK");
+}
+hotmenu PIEIER1_and_PIEIFR1()
+{
+    GEL_WatchAdd("*0x0CE2,x","PIEIER1");
+    GEL_WatchAdd("*0x0CE3,x","PIEIFR1");
+}
+hotmenu PIEIER2_and_PIEIFR2()
+{
+    GEL_WatchAdd("*0x0CE4,x","PIEIER2");
+    GEL_WatchAdd("*0x0CE5,x","PIEIFR2");
+}
+hotmenu PIEIER3_and_PIEIFR3()
+{
+    GEL_WatchAdd("*0x0CE6,x","PIEIER3");
+    GEL_WatchAdd("*0x0CE7,x","PIEIFR3");
+}
+hotmenu PIEIER4_and_PIEIFR4()
+{
+    GEL_WatchAdd("*0x0CE8,x","PIEIER4");
+    GEL_WatchAdd("*0x0CE9,x","PIEIFR4");
+}
+hotmenu PIEIER5_and_PIEIFR5()
+{
+    GEL_WatchAdd("*0x0CEA,x","PIEIER5");
+    GEL_WatchAdd("*0x0CEB,x","PIEIFR5");
+}
+hotmenu PIEIER6_and_PIEIFR6()
+{
+    GEL_WatchAdd("*0x0CEC,x","PIEIER6");
+    GEL_WatchAdd("*0x0CED,x","PIEIFR6");
+}
+hotmenu PIEIER7_and_PIEIFR7()
+{
+    GEL_WatchAdd("*0x0CEE,x","PIEIER7");
+    GEL_WatchAdd("*0x0CEF,x","PIEIFR7");
+}
+hotmenu PIEIER8_and_PIEIFR8()
+{
+    GEL_WatchAdd("*0x0CF0,x","PIEIER8");
+    GEL_WatchAdd("*0x0CF1,x","PIEIFR8");
+}
+hotmenu PIEIER9_and_PIEIFR9()
+{
+    GEL_WatchAdd("*0x0CF2,x","PIEIER9");
+    GEL_WatchAdd("*0x0CF3,x","PIEIFR9");
+}
+hotmenu PIEIFR10_and_PIEIFR10()
+{
+    GEL_WatchAdd("*0x0CF4,x","PIEIER10");
+    GEL_WatchAdd("*0x0CF5,x","PIEIFR10");
+}
+hotmenu PIEIER11_and_PIEIFR11()
+{
+    GEL_WatchAdd("*0x0CF6,x","PIEIER11");
+    GEL_WatchAdd("*0x0CF7,x","PIEIFR11");
+}
+hotmenu PIEIER12_and_PIEIFR12()
+{
+    GEL_WatchAdd("*0x0CF8,x","PIEIER12");
+    GEL_WatchAdd("*0x0CF9,x","PIEIFR12");
+}
+
+
+/********************************************************************/
+/* Serial Communication Interface Registers                         */
+/********************************************************************/
+menuitem "Watch SCI Registers";
+
+hotmenu SCI_A_All_Regs()
+{
+    GEL_WatchAdd("*0x7050,x","SCICCRA");
+    GEL_WatchAdd("*0x7051,x","SCICTL1A");
+    GEL_WatchAdd("*0x7052,x","SCIHBAUDA");
+    GEL_WatchAdd("*0x7053,x","SCILBAUDA");
+    GEL_WatchAdd("*0x7054,x","SCICTL2A");
+    GEL_WatchAdd("*0x7055,x","SCIRXSTA");
+    GEL_WatchAdd("*0x7056,x","SCIRXEMUA");
+    GEL_WatchAdd("*0x7057,x","SCIRXBUFA");
+    GEL_WatchAdd("*0x7059,x","SCITXBUFA");
+    GEL_WatchAdd("*0x705A,x","SCIFFTXA");
+    GEL_WatchAdd("*0x705B,x","SCIFFRXA");
+    GEL_WatchAdd("*0x705C,x","SCIFFCTA");
+    GEL_WatchAdd("*0x705F,x","SCIPRIA");
+}
+hotmenu SCI_A_FIFO_Registers()
+{
+    GEL_WatchAdd("*0x705A,x","SCIFFTXA");
+    GEL_WatchAdd("*0x705B,x","SCIFFRXA");
+    GEL_WatchAdd("*0x705C,x","SCIFFCTA");
+}
+hotmenu SCI_B_All_Regs()
+{
+    GEL_WatchAdd("*0x7750,x","SCICCRB");
+    GEL_WatchAdd("*0x7751,x","SCICTL1B");
+    GEL_WatchAdd("*0x7752,x","SCIHBAUDB");
+    GEL_WatchAdd("*0x7753,x","SCILBAUDB");
+    GEL_WatchAdd("*0x7754,x","SCICTL2B");
+    GEL_WatchAdd("*0x7755,x","SCIRXSTB");
+    GEL_WatchAdd("*0x7756,x","SCIRXEMUB");
+    GEL_WatchAdd("*0x7757,x","SCIRXBUFB");
+    GEL_WatchAdd("*0x7759,x","SCITXBUFB");
+    GEL_WatchAdd("*0x775A,x","SCIFFTXB");
+    GEL_WatchAdd("*0x775B,x","SCIFFRXB");
+    GEL_WatchAdd("*0x775C,x","SCIFFCTB");
+    GEL_WatchAdd("*0x775F,x","SCIPRIB");
+}
+hotmenu SCI_B_FIFO_Registers()
+{
+    GEL_WatchAdd("*0x775A,x","SCIFFTXB");
+    GEL_WatchAdd("*0x775B,x","SCIFFRXB");
+    GEL_WatchAdd("*0x775C,x","SCIFFCTB");
+}
+
+
+/********************************************************************/
+/* Serial Peripheral Interface Registers                            */
+/********************************************************************/
+menuitem "Watch SPI Registers";
+
+hotmenu SPI_A_All_Regs()
+{
+    GEL_WatchAdd("*0x7040,x","SPIA SPICCR");
+    GEL_WatchAdd("*0x7041,x","SPIA SPICTL");
+    GEL_WatchAdd("*0x7042,x","SPIA SPIST");
+    GEL_WatchAdd("*0x7044,x","SPIA SPIBRR");
+    GEL_WatchAdd("*0x7046,x","SPIA SPIEMU");
+    GEL_WatchAdd("*0x7047,x","SPIA SPIRXBUF");
+    GEL_WatchAdd("*0x7048,x","SPIA SPITXBUF");
+    GEL_WatchAdd("*0x7049,x","SPIA SPIDAT");
+    GEL_WatchAdd("*0x704A,x","SPIA SPIFFTX");
+    GEL_WatchAdd("*0x704B,x","SPIA SPIFFRX");
+    GEL_WatchAdd("*0x704C,x","SPIA SPIFFCT");
+    GEL_WatchAdd("*0x704F,x","SPIA SPIPRI");
+}
+hotmenu SPI_A_FIFO_Registers()
+{
+    GEL_WatchAdd("*0x704A,x","SPIA SPIFFTX");
+    GEL_WatchAdd("*0x704B,x","SPIA SPIFFRX");
+    GEL_WatchAdd("*0x704C,x","SPIA SPIFFCT");
+}
+
+
+/********************************************************************/
+/* Watchdog Timer Registers                                         */
+/********************************************************************/
+menuitem "Watch Watchdog Timer Registers";
+
+hotmenu All_Watchdog_Regs()
+{
+    GEL_WatchAdd("*0x7023,x","WDCNTR");
+    GEL_WatchAdd("*0x7025,x","WDKEY");
+    GEL_WatchAdd("*0x7029,x","WDCR");
+    GEL_WatchAdd("*0x7022,x","SCSR");
+}
+
+/********************************************************************/
+/*** End of file ***/

Source/External/v120/DSP2833x_common/gel/f28334.gel

@@ -0,0 +1,2951 @@
+/********************************************************************/
+/* f28334.gel                                                       */
+/* Version 3.30.2                                                   */
+/*                                                                  */
+/* This GEL file is to be used with the TMS320F28334 DSP.           */
+/* Changes may be required to support specific hardware designs.    */
+/*                                                                  */
+/* Code Composer Studio supports six reserved GEL functions that    */
+/* automatically get executed if they are defined. They are:        */
+/*                                                                  */
+/* StartUp()              - Executed whenever CCS is invoked        */
+/* OnReset()              - Executed after Debug->Reset CPU         */
+/* OnRestart()            - Executed after Debug->Restart           */
+/* OnPreFileLoaded()      - Executed before File->Load Program      */
+/* OnFileLoaded()         - Executed after File->Load Program       */
+/* OnTargetConnect()      - Executed after Debug->Connect           */
+/*                                                                  */
+/********************************************************************/
+
+StartUp()
+{
+
+/* The next line automatically loads the .gel file that comes   */
+/* with the DSP2833x Peripheral Header Files download.  To use, */
+/* uncomment, and adjust the directory path as needed.          */
+//  GEL_LoadGel("c:\\CCStudio_v3.3\\cc\\gel\\DSP2833x_Peripheral.gel");
+}
+
+OnReset(int nErrorCode)
+{
+    C28x_Mode();
+    Unlock_CSM();
+    ADC_Cal();
+}
+
+OnRestart(int nErrorCode)
+{
+/* CCS will call OnRestart() when you do a Debug->Restart and   */
+/* after you load a new file.  Between running interrupt based  */
+/* programs, this function will clear interrupts and help keep  */
+/* the processor from going off into invalid memory.            */
+     C28x_Mode();
+     IER = 0;
+     IFR = 0;
+     ADC_Cal();
+}
+
+int TxtOutCtl=0;
+OnPreFileLoaded()
+{
+    XINTF_Enable();
+    if (TxtOutCtl==0)
+    {
+     GEL_TextOut("\nNOTES:\nGel will enable XINTFx16 during Debug only.\nEnable XINTF in code prior to use.");
+     GEL_TextOut("\nFPU Registers can be found via GEL->Watch FPU Registers."); 
+	 TxtOutCtl=1;
+    }
+}
+
+OnFileLoaded(int nErrorCode, int bSymbolsOnly)
+{
+    ADC_Cal();
+}
+
+OnTargetConnect()
+{
+    C28x_Mode();
+    F28334_Memory_Map();            /* Initialize the CCS memory map */
+
+/* Check to see if CCS has been started-up with the DSP already */
+/* running in real-time mode.  The user can add whatever        */
+/* custom initialization stuff they want to each case.          */
+
+    if (GEL_IsInRealtimeMode())     /* Do real-time mode target initialization */
+    {
+
+    }
+    else                            /* Do stop-mode target initialization */
+    {
+        GEL_Reset();                /* Reset DSP */
+    }
+
+}
+
+
+/********************************************************************/
+/* These functions are launched by the GEL_Toolbar button plugin    */
+/********************************************************************/
+GEL_Toolbar1()
+{
+    Run_Realtime_with_Reset();
+}
+GEL_Toolbar2()
+{
+    Run_Realtime_with_Restart();
+}
+GEL_Toolbar3()
+{
+    Full_Halt();
+}
+GEL_Toolbar4()
+{
+    Full_Halt_with_Reset();
+}
+
+int GEL_Toolbar5_Toggle = 0;
+GEL_Toolbar5()
+{
+    if(GEL_Toolbar5_Toggle == 0)
+    {
+        GEL_Toolbar5_Toggle = 1;
+        GEL_OpenWindow("GEL_Buttons",1,4);
+        GEL_TextOut("Button 1: Run_Realtime_with_Reset()","GEL_Buttons",0,0);
+        GEL_TextOut("Button 2: Run_Realtime_with_Restart()","GEL_Buttons",0,1);
+        GEL_TextOut("Button 3: Full_Halt()", "GEL_Buttons",0,2);
+        GEL_TextOut("Button 4: Full_Halt_with_Reset()","GEL_Buttons",0,3);
+    }
+    else
+    {
+        GEL_Toolbar5_Toggle = 0;
+        GEL_CloseWindow("GEL_Buttons");
+    }
+}
+
+
+/********************************************************************/
+/* These functions are useful to engage/dis-enagage realtime        */
+/* emulation mode during debug.  They save the user from having to  */
+/* manually perform these steps in CCS.                             */
+/********************************************************************/
+menuitem "Realtime Emulation Control";
+
+hotmenu Run_Realtime_with_Reset()
+{
+    GEL_Reset();                /* Reset the DSP */
+    ST1 = ST1 & 0xFFFD;         /* clear DBGM bit in ST1 */
+    GEL_EnableRealtime();       /* Enable Realtime mode */
+    GEL_Run();                  /* Run the DSP */
+}
+hotmenu Run_Realtime_with_Restart()
+{
+    GEL_Restart();              /* Reset the DSP */
+    ST1 = ST1 & 0xFFFD;         /* clear DBGM bit in ST1 */
+    GEL_EnableRealtime();       /* Enable Realtime mode */
+    GEL_Run();                  /* Run the DSP */
+}
+hotmenu Full_Halt()
+{
+    GEL_DisableRealtime();      /* Disable Realtime mode */
+    GEL_Halt();                 /* Halt the DSP */
+}
+hotmenu Full_Halt_with_Reset()
+{
+    GEL_DisableRealtime();      /* Disable Realtime mode */
+    GEL_Halt();                 /* Halt the DSP */
+    GEL_Reset();                /* Reset the DSP */
+}
+
+
+/********************************************************************/
+/*                         F28334 Memory Map                        */
+/*                                                                  */
+/*   Note: M0M1MAP and VMAP signals tied high on F28334 core        */
+/*                                                                  */
+/*   0x000000 - 0x0003ff   M0 SARAM                (Prog and Data)  */
+/*   0x000400 - 0x0007ff   M1 SARAM                (Prog and Data)  */
+/*   0x000800 - 0x001fff   Peripheral Frame0 (PF0) (Data only)      */
+/*   0x004000 - 0x004fff   XINTF Zone 0            (Prog and Data)  */
+/*   0x005000 - 0x005fff   Peripheral Frame3 (PF3) (Data only)      */
+/*   0x006000 - 0x006fff   Peripheral Frame1 (PF1) (Data only)      */
+/*   0x007000 - 0x007fff   Peripheral Frame2 (PF2) (Data only)      */
+/*   0x008000 - 0x008fff   L0 SARAM                (Prog and Data)  */
+/*   0x009000 - 0x009fff   L1 SARAM                (Prog and Data)  */
+/*   0x00A000 - 0x00Afff   L2 SARAM                (Prog and Data)  */
+/*   0x00B000 - 0x00Bfff   L3 SARAM                (Prog and Data)  */
+/*   0x00C000 - 0x00Cfff   L4 SARAM                (Prog and Data)  */
+/*   0x00D000 - 0x00Dfff   L5 SARAM                (Prog and Data)  */
+/*   0x00E000 - 0x00Efff   L6 SARAM                (Prog and Data)  */
+/*   0x00F000 - 0x00Ffff   L7 SARAM                (Prog and Data)  */
+/*   0x100000 - 0x1fffff   XINTF Zone 6            (Prog and Data)  */
+/*   0x200000 - 0x2fffff   XINTF Zone 7            (Prog and Data)  */
+/*   0x320000 - 0x33ffff   Flash                   (Prog and Data)  */
+/*   0x380080 - 0x380088   ADC_cal function        (Prog and Data)  */
+/*   0x380090 - 0x380090   PARTID value            (Prog and Data)  */
+/*   0x380400 - 0x3807ff   OTP                     (Prog and Data)  */
+/*   0x3f8000 - 0x3f8fff   L0 SARAM                (Prog and Data)  */
+/*   0x3f9000 - 0x3f9fff   L1 SARAM                (Prog and Data)  */
+/*   0x3fA000 - 0x3fAfff   L2 SARAM                (Prog and Data)  */
+/*   0x3fB000 - 0x3fBfff   L3 SARAM                (Prog and Data)  */
+/*   0x3fe000 - 0x3fffff   BOOT ROM                (Prog and Data)  */
+/********************************************************************/
+menuitem "Initialize Memory Map";
+
+hotmenu F28334_Memory_Map()
+{
+    GEL_MapReset();
+    GEL_MapOn();
+
+    /* Program memory map */
+    GEL_MapAdd(0x0,0,0x400,1,1);                 /* M0 SARAM        */
+    GEL_MapAdd(0x400,0,0x400,1,1);               /* M1 SARAM        */
+    GEL_MapAdd(0x4000,0,0x1000,1,1);             /* Zone 0          */
+    GEL_MapAdd(0x8000,0,0x1000,1,1);             /* L0 SARAM        */
+    GEL_MapAdd(0x9000,0,0x1000,1,1);             /* L1 SARAM        */
+    GEL_MapAdd(0xA000,0,0x1000,1,1);             /* L2 SARAM        */
+    GEL_MapAdd(0xB000,0,0x1000,1,1);             /* L3 SARAM        */
+    GEL_MapAdd(0xC000,0,0x1000,1,1);             /* L4 SARAM        */
+    GEL_MapAdd(0xD000,0,0x1000,1,1);             /* L5 SARAM        */
+    GEL_MapAdd(0xE000,0,0x1000,1,1);             /* L6 SARAM        */
+    GEL_MapAdd(0xF000,0,0x1000,1,1);             /* L7 SARAM        */
+    GEL_MapAdd(0x100000,0,0x100000,1,1);         /* Zone 6          */
+    GEL_MapAdd(0x200000,0,0x100000,1,1);         /* Zone 7          */
+    GEL_MapAdd(0x320000,0,0x20000,1,0);          /* FLASH           */
+    GEL_MapAdd(0x380080,0,0x00009,1,0);          /* ADC_cal function*/
+    GEL_MapAdd(0x380090,0,0x00001,1,0);          /* PARTID value    */
+    GEL_MapAdd(0x380400,0,0x00400,1,0);          /* OTP             */
+    GEL_MapAdd(0x3f8000,0,0x1000,1,1);           /* L0 SARAM Mirror */
+    GEL_MapAdd(0x3f9000,0,0x1000,1,1);           /* L1 SARAM Mirror */
+    GEL_MapAdd(0x3fA000,0,0x1000,1,1);           /* L2 SARAM Mirror */
+    GEL_MapAdd(0x3fb000,0,0x1000,1,1);           /* L3 SARAM Mirror */
+    GEL_MapAdd(0x3fe000,0,0x2000,1,0);           /* BOOT ROM        */
+
+    /* Data memory map */
+    GEL_MapAdd(0x000,1,0x400,1,1);               /* M0 SARAM        */
+    GEL_MapAdd(0x400,1,0x400,1,1);               /* M1 SARAM        */
+    GEL_MapAdd(0x800,1,0x1800,1,1);              /* PF0             */
+    GEL_MapAdd(0x4000,1,0x1000,1,1);             /* Zone 0          */
+    GEL_MapAdd(0x5000,1,0x1000,1,1);             /* PF3             */
+    GEL_MapAdd(0x6000,1,0x1000,1,1);             /* PF1             */
+    GEL_MapAddStr(0x7000,1,0x1000,"R|W|AS2",0);  /* PF2             */
+    GEL_MapAdd(0x8000,1,0x1000,1,1);             /* L0 SARAM        */
+    GEL_MapAdd(0x9000,1,0x1000,1,1);             /* L1 SARAM        */
+    GEL_MapAdd(0xA000,1,0x1000,1,1);             /* L2 SARAM        */
+    GEL_MapAdd(0xB000,1,0x1000,1,1);             /* L3 SARAM        */
+    GEL_MapAdd(0xC000,1,0x1000,1,1);             /* L4 SARAM        */
+    GEL_MapAdd(0xD000,1,0x1000,1,1);             /* L5 SARAM        */
+    GEL_MapAdd(0xE000,1,0x1000,1,1);             /* L6 SARAM        */
+    GEL_MapAdd(0xF000,1,0x1000,1,1);             /* L7 SARAM        */
+    GEL_MapAdd(0x100000,1,0x100000,1,1);         /* Zone 6          */
+    GEL_MapAdd(0x200000,1,0x100000,1,1);         /* Zone 7          */
+    GEL_MapAdd(0x320000,1,0x20000,1,0);          /* FLASH           */
+    GEL_MapAdd(0x380080,1,0x00009,1,0);          /* ADC_cal function*/
+    GEL_MapAdd(0x380090,1,0x00001,1,0);          /* PARTID value    */
+    GEL_MapAdd(0x380400,1,0x00400,1,0);          /* OTP             */
+    GEL_MapAdd(0x3f8000,1,0x1000,1,1);           /* L0 SARAM Mirror */
+    GEL_MapAdd(0x3f9000,1,0x1000,1,1);           /* L1 SARAM Mirror */
+    GEL_MapAdd(0x3fA000,1,0x1000,1,1);           /* L2 SARAM Mirror */
+    GEL_MapAdd(0x3fb000,1,0x1000,1,1);           /* L3 SARAM Mirror */
+    GEL_MapAdd(0x3fe000,1,0x2000,1,0);           /* BOOT ROM        */
+}
+
+
+/********************************************************************/
+/* The ESTOP0 fill functions are useful for debug.  They fill the   */
+/* RAM with software breakpoints that will trap runaway code.       */
+/********************************************************************/
+hotmenu Fill_F28334_RAM_with_ESTOP0()
+{
+    GEL_MemoryFill(0x000000,1,0x000800,0x7625);      /* Fill M0/M1  */
+    GEL_MemoryFill(0x008000,1,0x002000,0x7625);      /* Fill L0/L1  */
+    GEL_MemoryFill(0x00A000,1,0x002000,0x7625);      /* Fill L2/L3  */
+    GEL_MemoryFill(0x00C000,1,0x002000,0x7625);      /* Fill L4/L5  */
+    GEL_MemoryFill(0x00E000,1,0x002000,0x7625);      /* Fill L6/L7  */
+}
+
+
+/********************************************************************/
+menuitem "Watchdog";
+hotmenu Disable_WD()
+{
+    *0x7029 = *0x7029 | 0x0068;                /* Set the WDDIS bit */
+    *0x7025 = 0x0055;                          /* Service the WD    */
+    *0x7025 = 0x00AA;                          /*  once to be safe. */
+    GEL_TextOut("\nWatchdog Timer Disabled");
+}
+
+
+/********************************************************************/
+menuitem "Code Security Module"
+hotmenu Unlock_CSM()
+{
+    /* Perform dummy reads of the password locations */
+    XAR0 = *0x33FFF8;
+    XAR0 = *0x33FFF9;
+    XAR0 = *0x33FFFA;
+    XAR0 = *0x33FFFB;
+    XAR0 = *0x33FFFC;
+    XAR0 = *0x33FFFD;
+    XAR0 = *0x33FFFE;
+    XAR0 = *0x33FFFF;
+
+    /* Write passwords to the KEY registers.  0xFFFF's are dummy passwords.
+       User should replace them with the correct password for their DSP */
+    *0xAE0 = 0xFFFF;
+    *0xAE1 = 0xFFFF;
+    *0xAE2 = 0xFFFF;
+    *0xAE3 = 0xFFFF;
+    *0xAE4 = 0xFFFF;
+    *0xAE5 = 0xFFFF;
+    *0xAE6 = 0xFFFF;
+    *0xAE7 = 0xFFFF;
+}
+
+
+/********************************************************************/
+menuitem "Addressing Modes";
+hotmenu C28x_Mode()
+{
+    ST1 = ST1 & (~0x0100);      /*   AMODE = 0  */
+    ST1 = ST1 | 0x0200;         /* OBJMODE = 1  */
+}
+hotmenu C24x_Mode()
+{
+    ST1 = ST1 | 0x0100;         /*   AMODE = 1  */
+    ST1 = ST1 | 0x0200;         /* OBJMODE = 1  */
+}
+hotmenu C27x_Mode()
+{
+    ST1 = ST1 & (~0x0100);      /*   AMODE = 0  */
+    ST1 = ST1 & (~0x0200);      /* OBJMODE = 0  */
+}
+
+
+/********************************************************************/
+/*                            PLL Ratios                            */
+/*                                                                  */
+/* The following table describes the PLL clocking ratios (0..10)    */
+/*                                                                  */
+/*   Ratio        CLKIN         Description                         */
+/*   -----    --------------    ------------                        */
+/*     0      OSCCLK/2          PLL bypassed                        */
+/*     1      (OSCCLK * 1)/2    15 Mhz for 30 Mhz CLKIN             */
+/*     2      (OSCCLK * 2)/2    30 Mhz for 30 Mhz CLKIN             */
+/*     3      (OSCCLK * 3)/2    45 Mhz for 30 Mhz CLKIN             */
+/*     4      (OSCCLK * 4)/2    60 Mhz for 30 Mhz CLKIN             */
+/*     5      (OSCCLK * 5)/2    75 Mhz for 30 Mhz CLKIN             */
+/*     6      (OSCCLK * 6)/2    90 Mhz for 30 Mhz CLKIN             */
+/*     7      (OSCCLK * 7)/2    105 Mhz for 30 Mhz CLKIN            */
+/*     8      (OSCCLK * 8)/2    120 Mhz for 30 Mhz CLKIN            */
+/*     9      (OSCCLK * 9)/2    135 Mhz for 30 Mhz CLKIN            */
+/*    10      (OSCCLK * 10)/2   150 Mhz for 30 Mhz CLKIN            */
+/********************************************************************/
+menuitem "Set PLL Ratio";
+
+hotmenu Bypass()
+{
+    DIVSEL_div2();     /* DIVSEL = 1/2                      */
+    *0x7021 = 0;       /* CLKIN = OSCCLK/2, PLL is bypassed */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x1_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 1;      /* CLKIN = (OSCCLK * 1)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x2_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 2;      /* CLKIN = (OSCCLK * 2)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x3_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 3;      /* CLKIN = (OSCCLK * 3)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x4_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 4;      /* CLKIN = (OSCCLK * 4)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x5_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 5;      /* CLKIN = (OSCCLK * 5)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x6_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 6;      /* CLKIN = (OSCCLK * 6)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x7_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 7;      /* CLKIN = (OSCCLK * 7)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x8_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 8;      /* CLKIN = (OSCCLK * 8)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x9_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 9;      /* CLKIN = (OSCCLK * 9)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x10_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 10;     /* CLKIN = (OSCCLK * 10)/2 */
+    PLL_Wait();
+}
+// hotmenu OSCCLK_x1_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 1;      /* CLKIN = (OSCCLK * 1)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x2_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 2;      /* CLKIN = (OSCCLK * 2)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x3_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 3;      /* CLKIN = (OSCCLK * 3)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x4_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 4;      /* CLKIN = (OSCCLK * 4)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x5_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 5;      /* CLKIN = (OSCCLK * 5)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x6_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 6;      /* CLKIN = (OSCCLK * 6)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x7_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 7;      /* CLKIN = (OSCCLK * 7)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x8_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 8;      /* CLKIN = (OSCCLK * 8)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x9_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 9;      /* CLKIN = (OSCCLK * 9)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x10_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 10;     /* CLKIN = (OSCCLK * 10)/1 */
+//     PLL_Wait();
+// }
+
+
+
+/********************************************************************/
+/* For F2833x devices, DIVSEL is 1/4 by default.  Switch it to 1/2  */
+/********************************************************************/
+
+DIVSEL_div2()
+{
+    int temp;
+    int PLLSTS;
+
+    PLLSTS = 0x7011;
+
+    temp  = *PLLSTS; 
+    temp &=  0xFE7F;   /* Clear bits 7 & 8 */
+    temp |= 2 << 7;    /* Set bit 8        */
+    *PLLSTS = temp;    /* Switch to 1/2    */
+}
+
+
+
+/********************************************************************/
+/* For F2833x devices, DIVSEL is 1/4 by default.  Switch it to /1   */
+/********************************************************************/
+
+DIVSEL_div1()
+{
+    int temp;
+    int PLLSTS;
+
+    PLLSTS = 0x7011;
+    
+    DIVSEL_div2();     /* First switch DIVSEL to 1/2 and wait */
+    wait();  
+    temp  = *PLLSTS; 
+    temp |= 3 << 7;    /* Set bits 7 & 8   */
+    *PLLSTS = temp;    /* Switch to 1/2    */
+}
+
+wait()
+{
+    int delay = 0;
+    for (delay = 0; delay <= 5; delay ++)
+    {}
+}
+
+/********************************************************************/
+/* For F2833x devices, check the PLLOCKS bit for PLL lock.          */
+/********************************************************************/
+PLL_Wait()
+{
+    int PLLSTS;
+    int delay = 0;
+
+    PLLSTS = 0x7011;
+    
+    
+    while ( ( (unsigned int)*PLLSTS & 0x0001) != 0x0001)
+    {
+        delay++;
+        GEL_TextOut("Waiting for PLL Lock, PLLSTS = %x\n",,,,,(unsigned int)*PLLSTS);
+    }
+    GEL_TextOut("\nPLL lock complete, PLLSTS = %x\n",,,,,(unsigned int)*PLLSTS);
+}
+
+/********************************************************************/
+/* Load the ADC Calibration values from TI OTP                      */
+/********************************************************************/
+menuitem "ADC Calibration"
+hotmenu ADC_Cal()
+{
+    /* Perform dummy reads of the password locations */
+    XAR0 = *0x33FFF8;
+    XAR0 = *0x33FFF9;
+    XAR0 = *0x33FFFA;
+    XAR0 = *0x33FFFB;
+    XAR0 = *0x33FFFC;
+    XAR0 = *0x33FFFD;
+    XAR0 = *0x33FFFE;
+    XAR0 = *0x33FFFF;
+
+    if(((*0x0AEF) & 0x0001) == 0)
+    {
+        XAR0 = *0x701C;
+        *0x701C |= 0x0008;  
+	*0x711C = *0x380083;
+        *0x711D = *0x380085;
+        *0x701C = XAR0;
+	XAR0 = 0;
+    } 
+    else
+    {
+        GEL_TextOut("\nADC Calibration not complete, device is secure"); 
+    }
+}
+
+/********************************************************************/
+/* Enable the XINTF and configure GPIOs for XINTF function          */
+/********************************************************************/
+menuitem "XINTF Enable"
+hotmenu XINTF_Enable()
+{
+
+   /* enable XINTF clock (XTIMCLK) */
+
+   *0x7020 = 0x3700;                          
+   /* GPBMUX1: XA0-XA7, XA16, XZCS0,        */
+   /*          XZCS7, XREADY, XRNW, XWE0    */
+   /* GPAMUX2: XA17-XA19, XZCS6             */
+   /* GPCMUX2: XA8-XA15                     */         
+   /* GPCMUX1: XD0-XD15                     */
+   *(unsigned long *)0x6F96 = 0xFFFFFFC0;   /* GPBMUX1 */
+   *(unsigned long *)0x6f88 = 0xFF000000;   /* GPAMUX2 */  
+   *(unsigned long *)0x6FA8 = 0x0000AAAA;   /* GPCMUX2 */  
+   *(unsigned long *)0x6FA6 = 0xAAAAAAAA;   /* GPCMUX1 */
+
+   /* Uncomment for x32 data bus            */
+   /* GPBMUX2: XD16-XD31                    */
+// *(unsigned long *)0x6F98 = 0xFFFFFFFF;   /* GPBMUX2 */ 
+   
+   /* Zone timing.  
+   /* Each zone can be configured seperately */
+   /* Uncomment the x16 or the x32 timing    */
+   /* depending on the data bus width for    */
+   /* the zone                               */
+
+   /* x16 Timing */
+   *(unsigned long *)0x0B20 = 0x0043FFFF;    /* Zone0 */
+   *(unsigned long *)0x0B2C = 0x0043FFFF;    /* Zone6 */
+   *(unsigned long *)0x0B2E = 0x0043FFFF;    /* Zone7 */
+
+   /* x32 Timing:
+// *(unsigned long *)0x0B20 = 0x0041FFFF;    /* x32 */
+// *(unsigned long *)0x0B2C = 0x0041FFFF;    /* x32 */
+// *(unsigned long *)0x0B2E = 0x0041FFFF;    /* x32 */
+ 
+}
+
+/********************************************************************/
+/* The below are used to display the symbolic names of the F28334   */
+/* memory mapped registers in the watch window. To view these       */
+/* registers, click on the GEL menu button in Code Composer Studio, */
+/* then select which registers or groups of registers you want to   */
+/* view. They will appear in the watch window under the Watch1 tab. */
+/********************************************************************/
+
+/* Add a space line to the GEL menu */
+menuitem "______________________________________";
+hotmenu __() {}
+
+/********************************************************************/
+/* A/D Converter Registers                                          */
+/********************************************************************/
+menuitem "Watch ADC Registers";
+
+hotmenu All_ADC_Regs()
+{
+    GEL_WatchAdd("*0x7100,x","ADCTRL1");
+    GEL_WatchAdd("*0x7101,x","ADCTRL2");
+    GEL_WatchAdd("*0x7102,x","ADCMAXCONV");
+    GEL_WatchAdd("*0x7103,x","ADCCHSELSEQ1");
+    GEL_WatchAdd("*0x7104,x","ADCCHSELSEQ2");
+    GEL_WatchAdd("*0x7105,x","ADCCHSELSEQ3");
+    GEL_WatchAdd("*0x7106,x","ADCCHSELSEQ4");
+    GEL_WatchAdd("*0x7107,x","ADCASEQSR");
+    GEL_WatchAdd("*0x7108,x","ADCRESULT0");
+    GEL_WatchAdd("*0x7109,x","ADCRESULT1");
+    GEL_WatchAdd("*0x710A,x","ADCRESULT2");
+    GEL_WatchAdd("*0x710B,x","ADCRESULT3");
+    GEL_WatchAdd("*0x710C,x","ADCRESULT4");
+    GEL_WatchAdd("*0x710D,x","ADCRESULT5");
+    GEL_WatchAdd("*0x710E,x","ADCRESULT6");
+    GEL_WatchAdd("*0x710F,x","ADCRESULT7");
+    GEL_WatchAdd("*0x7110,x","ADCRESULT8");
+    GEL_WatchAdd("*0x7111,x","ADCRESULT9");
+    GEL_WatchAdd("*0x7112,x","ADCRESULT10");
+    GEL_WatchAdd("*0x7113,x","ADCRESULT11");
+    GEL_WatchAdd("*0x7114,x","ADCRESULT12");
+    GEL_WatchAdd("*0x7115,x","ADCRESULT13");
+    GEL_WatchAdd("*0x7116,x","ADCRESULT14");
+    GEL_WatchAdd("*0x7117,x","ADCRESULT15");
+    GEL_WatchAdd("*0x7118,x","ADCTRL3");
+    GEL_WatchAdd("*0x7119,x","ADCST");
+    GEL_WatchAdd("*0x711C,x","ADCREFSEL");
+    GEL_WatchAdd("*0x711D,x","ADCOFFTRIM");
+
+    GEL_WatchAdd("*0x0B00,x","ADCRESULT0 Mirror");
+    GEL_WatchAdd("*0x0B01,x","ADCRESULT1 Mirror");
+    GEL_WatchAdd("*0x0B02,x","ADCRESULT2 Mirror");
+    GEL_WatchAdd("*0x0B03,x","ADCRESULT3 Mirror");
+    GEL_WatchAdd("*0x0B04,x","ADCRESULT4 Mirror");
+    GEL_WatchAdd("*0x0B05,x","ADCRESULT5 Mirror");
+    GEL_WatchAdd("*0x0B06,x","ADCRESULT6 Mirror");
+    GEL_WatchAdd("*0x0B07,x","ADCRESULT7 Mirror");
+    GEL_WatchAdd("*0x0B08,x","ADCRESULT8 Mirror");
+    GEL_WatchAdd("*0x0B09,x","ADCRESULT9 Mirror");
+    GEL_WatchAdd("*0x0B0A,x","ADCRESULT10 Mirror");
+    GEL_WatchAdd("*0x0B0B,x","ADCRESULT11 Mirror");
+    GEL_WatchAdd("*0x0B0C,x","ADCRESULT12 Mirror");
+    GEL_WatchAdd("*0x0B0D,x","ADCRESULT13 Mirror");
+    GEL_WatchAdd("*0x0B0E,x","ADCRESULT14 Mirror");
+    GEL_WatchAdd("*0x0B0F,x","ADCRESULT15 Mirror");
+}
+hotmenu ADC_Control_Regs()
+{
+    GEL_WatchAdd("*0x7100,x","ADCTRL1");
+    GEL_WatchAdd("*0x7101,x","ADCTRL2");
+    GEL_WatchAdd("*0x7102,x","ADCMAXCONV");
+    GEL_WatchAdd("*0x7107,x","ADCASEQSR");
+    GEL_WatchAdd("*0x7118,x","ADCTRL3");
+    GEL_WatchAdd("*0x7119,x","ADCST");
+    GEL_WatchAdd("*0x711C,x","ADCREFSEL");
+    GEL_WatchAdd("*0x711D,x","ADCOFFTRIM");
+}
+hotmenu ADCCHSELSEQx_Regs()
+{
+    GEL_WatchAdd("*0x7103,x","ADCCHSELSEQ1");
+    GEL_WatchAdd("*0x7104,x","ADCCHSELSEQ2");
+    GEL_WatchAdd("*0x7105,x","ADCCHSELSEQ3");
+    GEL_WatchAdd("*0x7106,x","ADCCHSELSEQ4");
+}
+hotmenu ADCRESULT_0_to_7()
+{
+    GEL_WatchAdd("*0x7108,x","ADCRESULT0");
+    GEL_WatchAdd("*0x7109,x","ADCRESULT1");
+    GEL_WatchAdd("*0x710A,x","ADCRESULT2");
+    GEL_WatchAdd("*0x710B,x","ADCRESULT3");
+    GEL_WatchAdd("*0x710C,x","ADCRESULT4");
+    GEL_WatchAdd("*0x710D,x","ADCRESULT5");
+    GEL_WatchAdd("*0x710E,x","ADCRESULT6");
+    GEL_WatchAdd("*0x710F,x","ADCRESULT7");
+}
+hotmenu ADCRESULT_8_to_15()
+{
+    GEL_WatchAdd("*0x7110,x","ADCRESULT8");
+    GEL_WatchAdd("*0x7111,x","ADCRESULT9");
+    GEL_WatchAdd("*0x7112,x","ADCRESULT10");
+    GEL_WatchAdd("*0x7113,x","ADCRESULT11");
+    GEL_WatchAdd("*0x7114,x","ADCRESULT12");
+    GEL_WatchAdd("*0x7115,x","ADCRESULT13");
+    GEL_WatchAdd("*0x7116,x","ADCRESULT14");
+    GEL_WatchAdd("*0x7117,x","ADCRESULT15");
+}
+hotmenu ADCRESULT_Mirror_0_to_7()
+{
+    GEL_WatchAdd("*0x0B00,x","ADCRESULT0 Mirror");
+    GEL_WatchAdd("*0x0B01,x","ADCRESULT1 Mirror");
+    GEL_WatchAdd("*0x0B02,x","ADCRESULT2 Mirror");
+    GEL_WatchAdd("*0x0B03,x","ADCRESULT3 Mirror");
+    GEL_WatchAdd("*0x0B04,x","ADCRESULT4 Mirror");
+    GEL_WatchAdd("*0x0B05,x","ADCRESULT5 Mirror");
+    GEL_WatchAdd("*0x0B06,x","ADCRESULT6 Mirror");
+    GEL_WatchAdd("*0x0B07,x","ADCRESULT7 Mirror");
+}
+hotmenu ADCRESULT_Mirror_8_to_15()
+{
+    GEL_WatchAdd("*0x0B08,x","ADCRESULT8 Mirror");
+    GEL_WatchAdd("*0x0B09,x","ADCRESULT9 Mirror");
+    GEL_WatchAdd("*0x0B0A,x","ADCRESULT10 Mirror");
+    GEL_WatchAdd("*0x0B0B,x","ADCRESULT11 Mirror");
+    GEL_WatchAdd("*0x0B0C,x","ADCRESULT12 Mirror");
+    GEL_WatchAdd("*0x0B0D,x","ADCRESULT13 Mirror");
+    GEL_WatchAdd("*0x0B0E,x","ADCRESULT14 Mirror");
+    GEL_WatchAdd("*0x0B0F,x","ADCRESULT15 Mirror");
+}
+
+
+/********************************************************************/
+/* Clocking and Low-Power Registers                                 */
+/********************************************************************/
+menuitem "Watch Clocking and Low-Power Registers";
+
+hotmenu All_Clocking_and_Low_Power_Regs()
+{
+    GEL_WatchAdd("*0x7010,x","XCLK");
+    GEL_WatchAdd("*0x7011,x","PLLSTS");
+    GEL_WatchAdd("*0x701A,x","HISPCP");
+    GEL_WatchAdd("*0x701B,x","LOSPCP");
+    GEL_WatchAdd("*0x701C,x","PCLKCR0");
+    GEL_WatchAdd("*0x701D,x","PCLKCR1");
+    GEL_WatchAdd("*0x701E,x","LPMCR0");
+    GEL_WatchAdd("*0x7020,x","PCLKCR3");
+    GEL_WatchAdd("*0x7021,x","PLLCR");
+}
+
+/********************************************************************/
+/* Code Security Module Registers                                   */
+/********************************************************************/
+menuitem "Watch Code Security Module Registers";
+
+hotmenu CSMSCR()
+{
+    GEL_WatchAdd("*0x0AEF,x","CSMSCR");
+    GEL_WatchAdd("(*0x0AEF>>15)&1,d"," FORCESEC bit");
+    GEL_WatchAdd("(*0x0AEF)&1,d","     SECURE bit");
+}
+hotmenu PWL_Locations()
+{
+    GEL_WatchAdd("*0x33FFF8,x","PWL0");
+    GEL_WatchAdd("*0x33FFF9,x","PWL1");
+    GEL_WatchAdd("*0x33FFFA,x","PWL2");
+    GEL_WatchAdd("*0x33FFFB,x","PWL3");
+    GEL_WatchAdd("*0x33FFFC,x","PWL4");
+    GEL_WatchAdd("*0x33FFFD,x","PWL5");
+    GEL_WatchAdd("*0x33FFFE,x","PWL6");
+    GEL_WatchAdd("*0x33FFFF,x","PWL7");
+}
+
+
+/********************************************************************/
+/* CPU Timer Registers                                              */
+/********************************************************************/
+menuitem "Watch CPU Timer Registers";
+
+hotmenu All_CPU_Timer0_Regs()
+{
+    GEL_WatchAdd("*0x0C00,x","TIMER0TIM");
+    GEL_WatchAdd("*0x0C01,x","TIMER0TIMH");
+    GEL_WatchAdd("*0x0C02,x","TIMER0PRD");
+    GEL_WatchAdd("*0x0C03,x","TIMER0PRDH");
+    GEL_WatchAdd("*0x0C04,x","TIMER0TCR");
+    GEL_WatchAdd("*0x0C06,x","TIMER0TPR");
+    GEL_WatchAdd("*0x0C07,x","TIMER0TPRH");
+}
+hotmenu All_CPU_Timer1_Regs()
+{
+    GEL_WatchAdd("*0x0C08,x","TIMER1TIM");
+    GEL_WatchAdd("*0x0C09,x","TIMER1TIMH");
+    GEL_WatchAdd("*0x0C0A,x","TIMER1PRD");
+    GEL_WatchAdd("*0x0C0B,x","TIMER1PRDH");
+    GEL_WatchAdd("*0x0C0C,x","TIMER1TCR");
+    GEL_WatchAdd("*0x0C0E,x","TIMER1TPR");
+    GEL_WatchAdd("*0x0C0F,x","TIMER1TPRH");
+}
+hotmenu All_CPU_Timer2_Regs()
+{
+    GEL_WatchAdd("*0x0C10,x","TIMER2TIM");
+    GEL_WatchAdd("*0x0C11,x","TIMER2TIMH");
+    GEL_WatchAdd("*0x0C12,x","TIMER2PRD");
+    GEL_WatchAdd("*0x0C13,x","TIMER2PRDH");
+    GEL_WatchAdd("*0x0C14,x","TIMER2TCR");
+    GEL_WatchAdd("*0x0C16,x","TIMER2TPR");
+    GEL_WatchAdd("*0x0C17,x","TIMER2TPRH");
+}
+
+
+/********************************************************************/
+/* Device Emulation Registers                                       */
+/********************************************************************/
+menuitem "Watch Device Emulation Registers";
+
+hotmenu All_Emulation_Regs()
+{
+    GEL_WatchAdd("*(long *)0x0880,x","DEVICECNF");
+    GEL_WatchAdd("*0x0882,x","CLASSID");
+    GEL_WatchAdd("*0x0883,x","REVID");
+    GEL_WatchAdd("*0x0884,x","PROTSTART");
+    GEL_WatchAdd("*0x0885,x","PROTRANGE");
+    GEL_WatchAdd("*0x380090,x","PARTID");    
+}
+
+/********************************************************************/
+/* DMA Registers                                                    */
+/********************************************************************/
+menuitem "Watch DMA Registers";
+
+hotmenu All_DMA_Regs()
+{
+    GEL_WatchAdd("*0x1000,x","DMACTRL");
+    GEL_WatchAdd("*0x1001,x","DEBUGCTRL");
+    GEL_WatchAdd("*0x1002,x","REVISION");
+    GEL_WatchAdd("*0x1004,x","PRIORITYCTRL1");
+    GEL_WatchAdd("*0x1006,x","PRIORITYSTAT");
+
+    GEL_WatchAdd("*0x1020,x","DMA Ch1 MODE");
+    GEL_WatchAdd("*0x1021,x","DMA Ch1 CONTROL");
+    GEL_WatchAdd("*0x1022,x","DMA Ch1 BURST_SIZE");
+    GEL_WatchAdd("*0x1023,x","DMA Ch1 BURST_COUNT");
+    GEL_WatchAdd("*0x1024,x","DMA Ch1 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1025,x","DMA Ch1 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1026,x","DMA Ch1 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1027,x","DMA Ch1 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1028,x","DMA Ch1 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1029,x","DMA Ch1 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x102A,x","DMA Ch1 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x102B,x","DMA Ch1 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x102C,x","DMA Ch1 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x102D,x","DMA Ch1 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x102E,x","DMA Ch1 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x102F,x","DMA Ch1 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1030,x","DMA Ch1 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1032,x","DMA Ch1 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1034,x","DMA Ch1 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1036,x","DMA Ch1 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1038,x","DMA Ch1 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x103A,x","DMA Ch1 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x103C,x","DMA Ch1 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x103E,x","DMA Ch1 DST_ADDR_ACTIVE");
+
+    GEL_WatchAdd("*0x1040,x","DMA Ch2 MODE");
+    GEL_WatchAdd("*0x1041,x","DMA Ch2 CONTROL");
+    GEL_WatchAdd("*0x1042,x","DMA Ch2 BURST_SIZE");
+    GEL_WatchAdd("*0x1043,x","DMA Ch2 BURST_COUNT");
+    GEL_WatchAdd("*0x1044,x","DMA Ch2 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1045,x","DMA Ch2 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1046,x","DMA Ch2 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1047,x","DMA Ch2 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1048,x","DMA Ch2 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1049,x","DMA Ch2 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x104A,x","DMA Ch2 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x104B,x","DMA Ch2 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x104C,x","DMA Ch2 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x104D,x","DMA Ch2 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x104E,x","DMA Ch2 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x104F,x","DMA Ch2 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1050,x","DMA Ch2 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1052,x","DMA Ch2 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1054,x","DMA Ch2 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1056,x","DMA Ch2 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1058,x","DMA Ch2 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x105A,x","DMA Ch2 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x105C,x","DMA Ch2 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x105E,x","DMA Ch2 DST_ADDR_ACTIVE");
+
+    GEL_WatchAdd("*0x1060,x","DMA Ch3 MODE");
+    GEL_WatchAdd("*0x1061,x","DMA Ch3 CONTROL");
+    GEL_WatchAdd("*0x1062,x","DMA Ch3 BURST_SIZE");
+    GEL_WatchAdd("*0x1063,x","DMA Ch3 BURST_COUNT");
+    GEL_WatchAdd("*0x1064,x","DMA Ch3 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1065,x","DMA Ch3 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1066,x","DMA Ch3 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1067,x","DMA Ch3 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1068,x","DMA Ch3 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1069,x","DMA Ch3 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x106A,x","DMA Ch3 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x106B,x","DMA Ch3 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x106C,x","DMA Ch3 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x106D,x","DMA Ch3 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x106E,x","DMA Ch3 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x106F,x","DMA Ch3 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1070,x","DMA Ch3 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1072,x","DMA Ch3 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1074,x","DMA Ch3 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1076,x","DMA Ch3 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1078,x","DMA Ch3 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x107A,x","DMA Ch3 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x107C,x","DMA Ch3 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x107E,x","DMA Ch3 DST_ADDR_ACTIVE");
+
+    GEL_WatchAdd("*0x1080,x","DMA Ch4 MODE");
+    GEL_WatchAdd("*0x1081,x","DMA Ch4 CONTROL");
+    GEL_WatchAdd("*0x1082,x","DMA Ch4 BURST_SIZE");
+    GEL_WatchAdd("*0x1083,x","DMA Ch4 BURST_COUNT");
+    GEL_WatchAdd("*0x1084,x","DMA Ch4 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1085,x","DMA Ch4 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1086,x","DMA Ch4 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1087,x","DMA Ch4 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1088,x","DMA Ch4 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1089,x","DMA Ch4 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x108A,x","DMA Ch4 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x108B,x","DMA Ch4 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x108C,x","DMA Ch4 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x108D,x","DMA Ch4 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x108E,x","DMA Ch4 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x108F,x","DMA Ch4 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1090,x","DMA Ch4 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1092,x","DMA Ch4 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1094,x","DMA Ch4 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1096,x","DMA Ch4 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1098,x","DMA Ch4 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x109A,x","DMA Ch4 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x109C,x","DMA Ch4 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x109E,x","DMA Ch4 DST_ADDR_ACTIVE");
+
+    GEL_WatchAdd("*0x10A0,x","DMA Ch5 MODE");
+    GEL_WatchAdd("*0x10A1,x","DMA Ch5 CONTROL");
+    GEL_WatchAdd("*0x10A2,x","DMA Ch5 BURST_SIZE");
+    GEL_WatchAdd("*0x10A3,x","DMA Ch5 BURST_COUNT");
+    GEL_WatchAdd("*0x10A4,x","DMA Ch5 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x10A5,x","DMA Ch5 DST_BURST_STEP");
+    GEL_WatchAdd("*0x10A6,x","DMA Ch5 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x10A7,x","DMA Ch5 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x10A8,x","DMA Ch5 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10A9,x","DMA Ch5 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10AA,x","DMA Ch5 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x10AB,x","DMA Ch5 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x10AC,x","DMA Ch5 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x10AD,x","DMA Ch5 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x10AE,x","DMA Ch5 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x10AF,x","DMA Ch5 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x10B0,x","DMA Ch5 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10B2,x","DMA Ch5 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10B4,x","DMA Ch5 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10B6,x","DMA Ch5 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10B8,x","DMA Ch5 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10BA,x","DMA Ch5 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10BC,x","DMA Ch5 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10BE,x","DMA Ch5 DST_ADDR_ACTIVE");
+
+    GEL_WatchAdd("*0x10C0,x","DMA Ch6 MODE");
+    GEL_WatchAdd("*0x10C1,x","DMA Ch6 CONTROL");
+    GEL_WatchAdd("*0x10C2,x","DMA Ch6 BURST_SIZE");
+    GEL_WatchAdd("*0x10C3,x","DMA Ch6 BURST_COUNT");
+    GEL_WatchAdd("*0x10C4,x","DMA Ch6 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x10C5,x","DMA Ch6 DST_BURST_STEP");
+    GEL_WatchAdd("*0x10C6,x","DMA Ch6 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x10C7,x","DMA Ch6 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x10C8,x","DMA Ch6 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10C9,x","DMA Ch6 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10CA,x","DMA Ch6 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x10CB,x","DMA Ch6 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x10CC,x","DMA Ch6 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x10CD,x","DMA Ch6 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x10CE,x","DMA Ch6 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x10CF,x","DMA Ch6 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x10D0,x","DMA Ch6 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10D2,x","DMA Ch6 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10D4,x","DMA Ch6 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10D6,x","DMA Ch6 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10D8,x","DMA Ch6 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10DA,x","DMA Ch6 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10DC,x","DMA Ch6 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10DE,x","DMA Ch6 DST_ADDR_ACTIVE");
+
+
+}
+hotmenu DMA_Channel_1_regs()
+{
+    GEL_WatchAdd("*0x1020,x","DMA Ch1 MODE");
+    GEL_WatchAdd("*0x1021,x","DMA Ch1 CONTROL");
+    GEL_WatchAdd("*0x1022,x","DMA Ch1 BURST_SIZE");
+    GEL_WatchAdd("*0x1023,x","DMA Ch1 BURST_COUNT");
+    GEL_WatchAdd("*0x1024,x","DMA Ch1 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1025,x","DMA Ch1 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1026,x","DMA Ch1 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1027,x","DMA Ch1 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1028,x","DMA Ch1 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1029,x","DMA Ch1 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x102A,x","DMA Ch1 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x102B,x","DMA Ch1 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x102C,x","DMA Ch1 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x102D,x","DMA Ch1 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x102E,x","DMA Ch1 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x102F,x","DMA Ch1 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1030,x","DMA Ch1 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1032,x","DMA Ch1 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1034,x","DMA Ch1 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1036,x","DMA Ch1 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1038,x","DMA Ch1 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x103A,x","DMA Ch1 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x103C,x","DMA Ch1 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x103E,x","DMA Ch1 DST_ADDR_ACTIVE");
+}
+
+hotmenu DMA_Channel_2_regs()
+{
+    GEL_WatchAdd("*0x1040,x","DMA Ch2 MODE");
+    GEL_WatchAdd("*0x1041,x","DMA Ch2 CONTROL");
+    GEL_WatchAdd("*0x1042,x","DMA Ch2 BURST_SIZE");
+    GEL_WatchAdd("*0x1043,x","DMA Ch2 BURST_COUNT");
+    GEL_WatchAdd("*0x1044,x","DMA Ch2 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1045,x","DMA Ch2 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1046,x","DMA Ch2 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1047,x","DMA Ch2 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1048,x","DMA Ch2 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1049,x","DMA Ch2 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x104A,x","DMA Ch2 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x104B,x","DMA Ch2 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x104C,x","DMA Ch2 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x104D,x","DMA Ch2 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x104E,x","DMA Ch2 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x104F,x","DMA Ch2 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1050,x","DMA Ch2 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1052,x","DMA Ch2 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1054,x","DMA Ch2 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1056,x","DMA Ch2 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1058,x","DMA Ch2 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x105A,x","DMA Ch2 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x105C,x","DMA Ch2 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x105E,x","DMA Ch2 DST_ADDR_ACTIVE");
+}
+hotmenu DMA_Channel_3_regs()
+{
+    GEL_WatchAdd("*0x1060,x","DMA Ch3 MODE");
+    GEL_WatchAdd("*0x1061,x","DMA Ch3 CONTROL");
+    GEL_WatchAdd("*0x1062,x","DMA Ch3 BURST_SIZE");
+    GEL_WatchAdd("*0x1063,x","DMA Ch3 BURST_COUNT");
+    GEL_WatchAdd("*0x1064,x","DMA Ch3 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1065,x","DMA Ch3 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1066,x","DMA Ch3 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1067,x","DMA Ch3 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1068,x","DMA Ch3 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1069,x","DMA Ch3 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x106A,x","DMA Ch3 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x106B,x","DMA Ch3 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x106C,x","DMA Ch3 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x106D,x","DMA Ch3 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x106E,x","DMA Ch3 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x106F,x","DMA Ch3 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1070,x","DMA Ch3 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1072,x","DMA Ch3 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1074,x","DMA Ch3 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1076,x","DMA Ch3 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1078,x","DMA Ch3 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x107A,x","DMA Ch3 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x107C,x","DMA Ch3 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x107E,x","DMA Ch3 DST_ADDR_ACTIVE");
+}
+hotmenu DMA_Channel_4_regs()
+{
+    GEL_WatchAdd("*0x1080,x","DMA Ch4 MODE");
+    GEL_WatchAdd("*0x1081,x","DMA Ch4 CONTROL");
+    GEL_WatchAdd("*0x1082,x","DMA Ch4 BURST_SIZE");
+    GEL_WatchAdd("*0x1083,x","DMA Ch4 BURST_COUNT");
+    GEL_WatchAdd("*0x1084,x","DMA Ch4 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1085,x","DMA Ch4 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1086,x","DMA Ch4 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1087,x","DMA Ch4 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1088,x","DMA Ch4 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1089,x","DMA Ch4 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x108A,x","DMA Ch4 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x108B,x","DMA Ch4 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x108C,x","DMA Ch4 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x108D,x","DMA Ch4 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x108E,x","DMA Ch4 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x108F,x","DMA Ch4 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1090,x","DMA Ch4 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1092,x","DMA Ch4 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1094,x","DMA Ch4 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1096,x","DMA Ch4 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1098,x","DMA Ch4 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x109A,x","DMA Ch4 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x109C,x","DMA Ch4 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x109E,x","DMA Ch4 DST_ADDR_ACTIVE");
+}
+hotmenu DMA_Channel_5_regs()
+{
+    GEL_WatchAdd("*0x10A0,x","DMA Ch5 MODE");
+    GEL_WatchAdd("*0x10A1,x","DMA Ch5 CONTROL");
+    GEL_WatchAdd("*0x10A2,x","DMA Ch5 BURST_SIZE");
+    GEL_WatchAdd("*0x10A3,x","DMA Ch5 BURST_COUNT");
+    GEL_WatchAdd("*0x10A4,x","DMA Ch5 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x10A5,x","DMA Ch5 DST_BURST_STEP");
+    GEL_WatchAdd("*0x10A6,x","DMA Ch5 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x10A7,x","DMA Ch5 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x10A8,x","DMA Ch5 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10A9,x","DMA Ch5 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10AA,x","DMA Ch5 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x10AB,x","DMA Ch5 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x10AC,x","DMA Ch5 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x10AD,x","DMA Ch5 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x10AE,x","DMA Ch5 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x10AF,x","DMA Ch5 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x10B0,x","DMA Ch5 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10B2,x","DMA Ch5 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10B4,x","DMA Ch5 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10B6,x","DMA Ch5 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10B8,x","DMA Ch5 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10BA,x","DMA Ch5 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10BC,x","DMA Ch5 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10BE,x","DMA Ch5 DST_ADDR_ACTIVE");
+}
+hotmenu DMA_Channel_6_regs()
+{
+    GEL_WatchAdd("*0x10C0,x","DMA Ch6 MODE");
+    GEL_WatchAdd("*0x10C1,x","DMA Ch6 CONTROL");
+    GEL_WatchAdd("*0x10C2,x","DMA Ch6 BURST_SIZE");
+    GEL_WatchAdd("*0x10C3,x","DMA Ch6 BURST_COUNT");
+    GEL_WatchAdd("*0x10C4,x","DMA Ch6 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x10C5,x","DMA Ch6 DST_BURST_STEP");
+    GEL_WatchAdd("*0x10C6,x","DMA Ch6 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x10C7,x","DMA Ch6 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x10C8,x","DMA Ch6 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10C9,x","DMA Ch6 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10CA,x","DMA Ch6 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x10CB,x","DMA Ch6 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x10CC,x","DMA Ch6 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x10CD,x","DMA Ch6 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x10CE,x","DMA Ch6 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x10CF,x","DMA Ch6 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x10D0,x","DMA Ch6 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10D2,x","DMA Ch6 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10D4,x","DMA Ch6 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10D6,x","DMA Ch6 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10D8,x","DMA Ch6 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10DA,x","DMA Ch6 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10DC,x","DMA Ch6 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10DE,x","DMA Ch6 DST_ADDR_ACTIVE");
+}
+
+/********************************************************************/
+/* eCAN Registers                                                   */
+/********************************************************************/
+menuitem "Watch eCAN Registers";
+
+hotmenu eCAN_A_Global_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6000,x","eCANA CANME");
+    GEL_WatchAdd("*(long *)0x6002,x","eCANA CANMD");
+    GEL_WatchAdd("*(long *)0x6004,x","eCANA CANTRS");
+    GEL_WatchAdd("*(long *)0x6006,x","eCANA CANTRR");
+    GEL_WatchAdd("*(long *)0x6008,x","eCANA CANTA");
+    GEL_WatchAdd("*(long *)0x600A,x","eCANA CANAA");
+    GEL_WatchAdd("*(long *)0x600C,x","eCANA CANRMP");
+    GEL_WatchAdd("*(long *)0x600E,x","eCANA CANRML");
+    GEL_WatchAdd("*(long *)0x6010,x","eCANA CANRFP");
+    GEL_WatchAdd("*(long *)0x6014,x","eCANA CANMC");
+    GEL_WatchAdd("*(long *)0x6016,x","eCANA CANBTC");
+    GEL_WatchAdd("*(long *)0x6018,x","eCANA CANES");
+    GEL_WatchAdd("*(long *)0x601A,x","eCANA CANTEC");
+    GEL_WatchAdd("*(long *)0x601C,x","eCANA CANREC");
+    GEL_WatchAdd("*(long *)0x601E,x","eCANA CANGIF0");
+    GEL_WatchAdd("*(long *)0x6020,x","eCANA CANGIM");
+    GEL_WatchAdd("*(long *)0x6022,x","eCANA CANGIF1");
+    GEL_WatchAdd("*(long *)0x6024,x","eCANA CANMIM");
+    GEL_WatchAdd("*(long *)0x6026,x","eCANA CANMIL");
+    GEL_WatchAdd("*(long *)0x6028,x","eCANA CANOPC");
+    GEL_WatchAdd("*(long *)0x602A,x","eCANA CANTIOC");
+    GEL_WatchAdd("*(long *)0x602C,x","eCANA CANRIOC");
+    GEL_WatchAdd("*(long *)0x602E,x","eCANA CANLNT");
+    GEL_WatchAdd("*(long *)0x6030,x","eCANA CANTOC");
+    GEL_WatchAdd("*(long *)0x6032,x","eCANA CANTOS");
+}
+hotmenu eCAN_A_Mailbox_0_to_1_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6040,x","eCANA LAM0");
+    GEL_WatchAdd("*(long *)0x6080,x","eCANA MOTS0");
+    GEL_WatchAdd("*(long *)0x60C0,x","eCANA MOTO0");
+    GEL_WatchAdd("*(long *)0x6100,x","eCANA MID0");
+    GEL_WatchAdd("*(long *)0x6102,x","eCANA MCF0");
+    GEL_WatchAdd("*(long *)0x6104,x","eCANA MDL0");
+    GEL_WatchAdd("*(long *)0x6106,x","eCANA MDH0");
+    
+    GEL_WatchAdd("*(long *)0x6042,x","eCANA LAM1");
+    GEL_WatchAdd("*(long *)0x6082,x","eCANA MOTS1");
+    GEL_WatchAdd("*(long *)0x60C2,x","eCANA MOTO1");
+    GEL_WatchAdd("*(long *)0x6108,x","eCANA MID1");
+    GEL_WatchAdd("*(long *)0x610A,x","eCANA MCF1");
+    GEL_WatchAdd("*(long *)0x610C,x","eCANA MDL1");
+    GEL_WatchAdd("*(long *)0x610E,x","eCANA MDH1");
+}
+hotmenu eCAN_A_Mailbox_2_to_3_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6044,x","eCANA LAM2");
+    GEL_WatchAdd("*(long *)0x6084,x","eCANA MOTS2");
+    GEL_WatchAdd("*(long *)0x60C4,x","eCANA MOTO2");
+    GEL_WatchAdd("*(long *)0x6110,x","eCANA MID2");
+    GEL_WatchAdd("*(long *)0x6112,x","eCANA MCF2");
+    GEL_WatchAdd("*(long *)0x6114,x","eCANA MDL2");
+    GEL_WatchAdd("*(long *)0x6116,x","eCANA MDH2");
+
+    GEL_WatchAdd("*(long *)0x6046,x","eCANA LAM3");
+    GEL_WatchAdd("*(long *)0x6086,x","eCANA MOTS3");
+    GEL_WatchAdd("*(long *)0x60C6,x","eCANA MOTO3");
+    GEL_WatchAdd("*(long *)0x6118,x","eCANA MID3");
+    GEL_WatchAdd("*(long *)0x611A,x","eCANA MCF3");
+    GEL_WatchAdd("*(long *)0x611C,x","eCANA MDL3");
+    GEL_WatchAdd("*(long *)0x611E,x","eCANA MDH3");
+}
+hotmenu eCAN_A_Mailbox_4_to_5_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6048,x","eCANA LAM4");
+    GEL_WatchAdd("*(long *)0x6088,x","eCANA MOTS4");
+    GEL_WatchAdd("*(long *)0x60C8,x","eCANA MOTO4");
+    GEL_WatchAdd("*(long *)0x6120,x","eCANA MID4");
+    GEL_WatchAdd("*(long *)0x6122,x","eCANA MCF4");
+    GEL_WatchAdd("*(long *)0x6124,x","eCANA MDL4");
+    GEL_WatchAdd("*(long *)0x6126,x","eCANA MDH4");
+    
+    GEL_WatchAdd("*(long *)0x604A,x","eCANA LAM5");
+    GEL_WatchAdd("*(long *)0x608A,x","eCANA MOTS5");
+    GEL_WatchAdd("*(long *)0x60CA,x","eCANA MOTO5");
+    GEL_WatchAdd("*(long *)0x6128,x","eCANA MID5");
+    GEL_WatchAdd("*(long *)0x612A,x","eCANA MCF5");
+    GEL_WatchAdd("*(long *)0x612C,x","eCANA MDL5");
+    GEL_WatchAdd("*(long *)0x612E,x","eCANA MDH5");
+}
+hotmenu eCAN_A_Mailbox_6_to_7_Regs()
+{
+    GEL_WatchAdd("*(long *)0x604C,x","eCANA LAM6");
+    GEL_WatchAdd("*(long *)0x608C,x","eCANA MOTS6");
+    GEL_WatchAdd("*(long *)0x60CC,x","eCANA MOTO6");
+    GEL_WatchAdd("*(long *)0x6130,x","eCANA MID6");
+    GEL_WatchAdd("*(long *)0x6132,x","eCANA MCF6");
+    GEL_WatchAdd("*(long *)0x6134,x","eCANA MDL6");
+    GEL_WatchAdd("*(long *)0x6136,x","eCANA MDH6");
+    
+    GEL_WatchAdd("*(long *)0x604E,x","eCANA LAM7");
+    GEL_WatchAdd("*(long *)0x608E,x","eCANA MOTS7");
+    GEL_WatchAdd("*(long *)0x60CE,x","eCANA MOTO7");
+    GEL_WatchAdd("*(long *)0x6138,x","eCANA MID7");
+    GEL_WatchAdd("*(long *)0x613A,x","eCANA MCF7");
+    GEL_WatchAdd("*(long *)0x613C,x","eCANA MDL7");
+    GEL_WatchAdd("*(long *)0x613E,x","eCANA MDH7");
+}
+hotmenu eCAN_A_Mailbox_8_to_9_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6050,x","eCANA LAM8");
+    GEL_WatchAdd("*(long *)0x6090,x","eCANA MOTS8");
+    GEL_WatchAdd("*(long *)0x60D0,x","eCANA MOTO8");
+    GEL_WatchAdd("*(long *)0x6140,x","eCANA MID8");
+    GEL_WatchAdd("*(long *)0x6142,x","eCANA MCF8");
+    GEL_WatchAdd("*(long *)0x6144,x","eCANA MDL8");
+    GEL_WatchAdd("*(long *)0x6146,x","eCANA MDH8");
+
+    GEL_WatchAdd("*(long *)0x6052,x","eCANA LAM9");
+    GEL_WatchAdd("*(long *)0x6092,x","eCANA MOTS9");
+    GEL_WatchAdd("*(long *)0x60D2,x","eCANA MOTO9");
+    GEL_WatchAdd("*(long *)0x6148,x","eCANA MID9");
+    GEL_WatchAdd("*(long *)0x614A,x","eCANA MCF9");
+    GEL_WatchAdd("*(long *)0x614C,x","eCANA MDL9");
+    GEL_WatchAdd("*(long *)0x614E,x","eCANA MDH9");
+}
+hotmenu eCAN_A_Mailbox_10_to_11_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6054,x","eCANA LAM10");
+    GEL_WatchAdd("*(long *)0x6094,x","eCANA MOTS10");
+    GEL_WatchAdd("*(long *)0x60D4,x","eCANA MOTO10");
+    GEL_WatchAdd("*(long *)0x6150,x","eCANA MID10");
+    GEL_WatchAdd("*(long *)0x6152,x","eCANA MCF10");
+    GEL_WatchAdd("*(long *)0x6154,x","eCANA MDL10");
+    GEL_WatchAdd("*(long *)0x6156,x","eCANA MDH10");
+
+    GEL_WatchAdd("*(long *)0x6056,x","eCANA LAM11");
+    GEL_WatchAdd("*(long *)0x6096,x","eCANA MOTS11");
+    GEL_WatchAdd("*(long *)0x60D6,x","eCANA MOTO11");
+    GEL_WatchAdd("*(long *)0x6158,x","eCANA MID11");
+    GEL_WatchAdd("*(long *)0x615A,x","eCANA MCF11");
+    GEL_WatchAdd("*(long *)0x615C,x","eCANA MDL11");
+    GEL_WatchAdd("*(long *)0x615E,x","eCANA MDH11");
+}
+hotmenu eCAN_A_Mailbox_12_to_13_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6058,x","eCANA LAM12");
+    GEL_WatchAdd("*(long *)0x6098,x","eCANA MOTS12");
+    GEL_WatchAdd("*(long *)0x60D8,x","eCANA MOTO12");
+    GEL_WatchAdd("*(long *)0x6160,x","eCANA MID12");
+    GEL_WatchAdd("*(long *)0x6162,x","eCANA MCF12");
+    GEL_WatchAdd("*(long *)0x6164,x","eCANA MDL12");
+    GEL_WatchAdd("*(long *)0x6166,x","eCANA MDH12");
+    
+    GEL_WatchAdd("*(long *)0x605A,x","eCANA LAM13");
+    GEL_WatchAdd("*(long *)0x609A,x","eCANA MOTS13");
+    GEL_WatchAdd("*(long *)0x60DA,x","eCANA MOTO13");
+    GEL_WatchAdd("*(long *)0x6168,x","eCANA MID13");
+    GEL_WatchAdd("*(long *)0x616A,x","eCANA MCF13");
+    GEL_WatchAdd("*(long *)0x616C,x","eCANA MDL13");
+    GEL_WatchAdd("*(long *)0x616E,x","eCANA MDH13");
+}
+hotmenu eCAN_A_Mailbox_14_to_15_Regs()
+{
+    GEL_WatchAdd("*(long *)0x605C,x","eCANA LAM14");
+    GEL_WatchAdd("*(long *)0x609C,x","eCANA MOTS14");
+    GEL_WatchAdd("*(long *)0x60DC,x","eCANA MOTO14");
+    GEL_WatchAdd("*(long *)0x6170,x","eCANA MID14");
+    GEL_WatchAdd("*(long *)0x6172,x","eCANA MCF14");
+    GEL_WatchAdd("*(long *)0x6174,x","eCANA MDL14");
+    GEL_WatchAdd("*(long *)0x6176,x","eCANA MDH14");
+    
+    GEL_WatchAdd("*(long *)0x605E,x","eCANA LAM15");
+    GEL_WatchAdd("*(long *)0x609E,x","eCANA MOTS15");
+    GEL_WatchAdd("*(long *)0x60DE,x","eCANA MOTO15");
+    GEL_WatchAdd("*(long *)0x6178,x","eCANA MID15");
+    GEL_WatchAdd("*(long *)0x617A,x","eCANA MCF15");
+    GEL_WatchAdd("*(long *)0x617C,x","eCANA MDL15");
+    GEL_WatchAdd("*(long *)0x617E,x","eCANA MDH15");
+}
+hotmenu eCAN_A_Mailbox_16_to_17_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6060,x","eCANA LAM16");
+    GEL_WatchAdd("*(long *)0x60A0,x","eCANA MOTS16");
+    GEL_WatchAdd("*(long *)0x60E0,x","eCANA MOTO16");
+    GEL_WatchAdd("*(long *)0x6180,x","eCANA MID16");
+    GEL_WatchAdd("*(long *)0x6182,x","eCANA MCF16");
+    GEL_WatchAdd("*(long *)0x6184,x","eCANA MDL16");
+    GEL_WatchAdd("*(long *)0x6186,x","eCANA MDH16");
+
+    GEL_WatchAdd("*(long *)0x6062,x","eCANA LAM17");
+    GEL_WatchAdd("*(long *)0x60A2,x","eCANA MOTS17");
+    GEL_WatchAdd("*(long *)0x60E2,x","eCANA MOTO17");
+    GEL_WatchAdd("*(long *)0x6188,x","eCANA MID17");
+    GEL_WatchAdd("*(long *)0x618A,x","eCANA MCF17");
+    GEL_WatchAdd("*(long *)0x618C,x","eCANA MDL17");
+    GEL_WatchAdd("*(long *)0x618E,x","eCANA MDH17");
+}
+hotmenu eCAN_A_Mailbox_18_to_19_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6064,x","eCANA LAM18");
+    GEL_WatchAdd("*(long *)0x60A4,x","eCANA MOTS18");
+    GEL_WatchAdd("*(long *)0x60E4,x","eCANA MOTO18");
+    GEL_WatchAdd("*(long *)0x6190,x","eCANA MID18");
+    GEL_WatchAdd("*(long *)0x6192,x","eCANA MCF18");
+    GEL_WatchAdd("*(long *)0x6194,x","eCANA MDL18");
+    GEL_WatchAdd("*(long *)0x6196,x","eCANA MDH18");
+
+    GEL_WatchAdd("*(long *)0x6066,x","eCANA LAM19");
+    GEL_WatchAdd("*(long *)0x60A6,x","eCANA MOTS19");
+    GEL_WatchAdd("*(long *)0x60E6,x","eCANA MOTO19");
+    GEL_WatchAdd("*(long *)0x6198,x","eCANA MID19");
+    GEL_WatchAdd("*(long *)0x619A,x","eCANA MCF19");
+    GEL_WatchAdd("*(long *)0x619C,x","eCANA MDL19");
+    GEL_WatchAdd("*(long *)0x619E,x","eCANA MDH19");
+}
+hotmenu eCAN_A_Mailbox_20_to_21_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6068,x","eCANA LAM20");
+    GEL_WatchAdd("*(long *)0x60A8,x","eCANA MOTS20");
+    GEL_WatchAdd("*(long *)0x60E8,x","eCANA MOTO20");
+    GEL_WatchAdd("*(long *)0x61A0,x","eCANA MID20");
+    GEL_WatchAdd("*(long *)0x61A2,x","eCANA MCF20");
+    GEL_WatchAdd("*(long *)0x61A4,x","eCANA MDL20");
+    GEL_WatchAdd("*(long *)0x61A6,x","eCANA MDH20");
+    
+    GEL_WatchAdd("*(long *)0x606A,x","eCANA LAM21");
+    GEL_WatchAdd("*(long *)0x60AA,x","eCANA MOTS21");
+    GEL_WatchAdd("*(long *)0x60EA,x","eCANA MOTO21");
+    GEL_WatchAdd("*(long *)0x61A8,x","eCANA MID21");
+    GEL_WatchAdd("*(long *)0x61AA,x","eCANA MCF21");
+    GEL_WatchAdd("*(long *)0x61AC,x","eCANA MDL21");
+    GEL_WatchAdd("*(long *)0x61AE,x","eCANA MDH21");
+}
+hotmenu eCAN_A_Mailbox_22_to_23_Regs()
+{
+    GEL_WatchAdd("*(long *)0x606C,x","eCANA LAM22");
+    GEL_WatchAdd("*(long *)0x60AC,x","eCANA MOTS22");
+    GEL_WatchAdd("*(long *)0x60EC,x","eCANA MOTO22");
+    GEL_WatchAdd("*(long *)0x61B0,x","eCANA MID22");
+    GEL_WatchAdd("*(long *)0x61B2,x","eCANA MCF22");
+    GEL_WatchAdd("*(long *)0x61B4,x","eCANA MDL22");
+    GEL_WatchAdd("*(long *)0x61B6,x","eCANA MDH22");
+
+    GEL_WatchAdd("*(long *)0x606E,x","eCANA LAM23");
+    GEL_WatchAdd("*(long *)0x60AE,x","eCANA MOTS23");
+    GEL_WatchAdd("*(long *)0x60EE,x","eCANA MOTO23");
+    GEL_WatchAdd("*(long *)0x61B8,x","eCANA MID23");
+    GEL_WatchAdd("*(long *)0x61BA,x","eCANA MCF23");
+    GEL_WatchAdd("*(long *)0x61BC,x","eCANA MDL23");
+    GEL_WatchAdd("*(long *)0x61BE,x","eCANA MDH23");
+}
+hotmenu eCAN_A_Mailbox_24_to_25_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6070,x","eCANA LAM24");
+    GEL_WatchAdd("*(long *)0x60B0,x","eCANA MOTS24");
+    GEL_WatchAdd("*(long *)0x60F0,x","eCANA MOTO24");
+    GEL_WatchAdd("*(long *)0x61C0,x","eCANA MID24");
+    GEL_WatchAdd("*(long *)0x61C2,x","eCANA MCF24");
+    GEL_WatchAdd("*(long *)0x61C4,x","eCANA MDL24");
+    GEL_WatchAdd("*(long *)0x61C6,x","eCANA MDH24");
+
+    GEL_WatchAdd("*(long *)0x6072,x","eCANA LAM25");
+    GEL_WatchAdd("*(long *)0x60B2,x","eCANA MOTS25");
+    GEL_WatchAdd("*(long *)0x60F2,x","eCANA MOTO25");
+    GEL_WatchAdd("*(long *)0x61C8,x","eCANA MID25");
+    GEL_WatchAdd("*(long *)0x61CA,x","eCANA MCF25");
+    GEL_WatchAdd("*(long *)0x61CC,x","eCANA MDL25");
+    GEL_WatchAdd("*(long *)0x61CE,x","eCANA MDH25");
+}
+hotmenu eCAN_A_Mailbox_26_to_27_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6074,x","eCANA LAM26");
+    GEL_WatchAdd("*(long *)0x60B4,x","eCANA MOTS26");
+    GEL_WatchAdd("*(long *)0x60F4,x","eCANA MOTO26");
+    GEL_WatchAdd("*(long *)0x61D0,x","eCANA MID26");
+    GEL_WatchAdd("*(long *)0x61D2,x","eCANA MCF26");
+    GEL_WatchAdd("*(long *)0x61D4,x","eCANA MDL26");
+    GEL_WatchAdd("*(long *)0x61D6,x","eCANA MDH26");
+
+    GEL_WatchAdd("*(long *)0x6076,x","eCANA LAM27");
+    GEL_WatchAdd("*(long *)0x60B6,x","eCANA MOTS27");
+    GEL_WatchAdd("*(long *)0x60F6,x","eCANA MOTO27");
+    GEL_WatchAdd("*(long *)0x61D8,x","eCANA MID27");
+    GEL_WatchAdd("*(long *)0x61DA,x","eCANA MCF27");
+    GEL_WatchAdd("*(long *)0x61DC,x","eCANA MDL27");
+    GEL_WatchAdd("*(long *)0x61DE,x","eCANA MDH27");
+}
+hotmenu eCAN_A_Mailbox_28_to_29_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6078,x","eCANA LAM28");
+    GEL_WatchAdd("*(long *)0x60B8,x","eCANA MOTS28");
+    GEL_WatchAdd("*(long *)0x60F8,x","eCANA MOTO28");
+    GEL_WatchAdd("*(long *)0x61E0,x","eCANA MID28");
+    GEL_WatchAdd("*(long *)0x61E2,x","eCANA MCF28");
+    GEL_WatchAdd("*(long *)0x61E4,x","eCANA MDL28");
+    GEL_WatchAdd("*(long *)0x61E6,x","eCANA MDH28");
+
+    GEL_WatchAdd("*(long *)0x607A,x","eCANA LAM29");
+    GEL_WatchAdd("*(long *)0x60BA,x","eCANA MOTS29");
+    GEL_WatchAdd("*(long *)0x60FA,x","eCANA MOTO29");
+    GEL_WatchAdd("*(long *)0x61E8,x","eCANA MID29");
+    GEL_WatchAdd("*(long *)0x61EA,x","eCANA MCF29");
+    GEL_WatchAdd("*(long *)0x61EC,x","eCANA MDL29");
+    GEL_WatchAdd("*(long *)0x61EE,x","eCANA MDH29");
+}
+hotmenu eCAN_A_Mailbox_30_to_31_Regs()
+{
+    GEL_WatchAdd("*(long *)0x607C,x","eCANA LAM30");
+    GEL_WatchAdd("*(long *)0x60BC,x","eCANA MOTS30");
+    GEL_WatchAdd("*(long *)0x60FC,x","eCANA MOTO30");
+    GEL_WatchAdd("*(long *)0x61F0,x","eCANA MID30");
+    GEL_WatchAdd("*(long *)0x61F2,x","eCANA MCF30");
+    GEL_WatchAdd("*(long *)0x61F4,x","eCANA MDL30");
+    GEL_WatchAdd("*(long *)0x61F6,x","eCANA MDH30");
+
+    GEL_WatchAdd("*(long *)0x607E,x","eCANA LAM31");
+    GEL_WatchAdd("*(long *)0x60BE,x","eCANA MOTS31");
+    GEL_WatchAdd("*(long *)0x60FE,x","eCANA MOTO31");
+    GEL_WatchAdd("*(long *)0x61F8,x","eCANA MID31");
+    GEL_WatchAdd("*(long *)0x61FA,x","eCANA MCF31");
+    GEL_WatchAdd("*(long *)0x61FC,x","eCANA MDL31");
+    GEL_WatchAdd("*(long *)0x61FE,x","eCANA MDH31");
+}
+hotmenu eCAN_B_Global_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6200,x","eCANB CANME");
+    GEL_WatchAdd("*(long *)0x6202,x","eCANB CANMD");
+    GEL_WatchAdd("*(long *)0x6204,x","eCANB CANTRS");
+    GEL_WatchAdd("*(long *)0x6206,x","eCANB CANTRR");
+    GEL_WatchAdd("*(long *)0x6208,x","eCANB CANTA");
+    GEL_WatchAdd("*(long *)0x620A,x","eCANB CANAA");
+    GEL_WatchAdd("*(long *)0x620C,x","eCANB CANRMP");
+    GEL_WatchAdd("*(long *)0x620E,x","eCANB CANRML");
+    GEL_WatchAdd("*(long *)0x6210,x","eCANB CANRFP");
+    GEL_WatchAdd("*(long *)0x6214,x","eCANB CANMC");
+    GEL_WatchAdd("*(long *)0x6216,x","eCANB CANBTC");
+    GEL_WatchAdd("*(long *)0x6218,x","eCANB CANES");
+    GEL_WatchAdd("*(long *)0x621A,x","eCANB CANTEC");
+    GEL_WatchAdd("*(long *)0x621C,x","eCANB CANREC");
+    GEL_WatchAdd("*(long *)0x621E,x","eCANB CANGIF0");
+    GEL_WatchAdd("*(long *)0x6220,x","eCANB CANGIM");
+    GEL_WatchAdd("*(long *)0x6222,x","eCANB CANGIF1");
+    GEL_WatchAdd("*(long *)0x6224,x","eCANB CANMIM");
+    GEL_WatchAdd("*(long *)0x6226,x","eCANB CANMIL");
+    GEL_WatchAdd("*(long *)0x6228,x","eCANB CANOPC");
+    GEL_WatchAdd("*(long *)0x622A,x","eCANB CANTIOC");
+    GEL_WatchAdd("*(long *)0x622C,x","eCANB CANRIOC");
+    GEL_WatchAdd("*(long *)0x622E,x","eCANB CANLNT");
+    GEL_WatchAdd("*(long *)0x6230,x","eCANB CANTOC");
+    GEL_WatchAdd("*(long *)0x6232,x","eCANB CANTOS");
+}
+hotmenu eCAN_B_Mailbox_0_to_1_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6240,x","eCANB LAM0");
+    GEL_WatchAdd("*(long *)0x6280,x","eCANB MOTS0");
+    GEL_WatchAdd("*(long *)0x62C0,x","eCANB MOTO0");
+    GEL_WatchAdd("*(long *)0x6300,x","eCANB MID0");
+    GEL_WatchAdd("*(long *)0x6302,x","eCANB MCF0");
+    GEL_WatchAdd("*(long *)0x6304,x","eCANB MDL0");
+    GEL_WatchAdd("*(long *)0x6306,x","eCANB MDH0");
+
+    GEL_WatchAdd("*(long *)0x6242,x","eCANB LAM1");
+    GEL_WatchAdd("*(long *)0x6282,x","eCANB MOTS1");
+    GEL_WatchAdd("*(long *)0x62C2,x","eCANB MOTO1");
+    GEL_WatchAdd("*(long *)0x6308,x","eCANB MID1");
+    GEL_WatchAdd("*(long *)0x630A,x","eCANB MCF1");
+    GEL_WatchAdd("*(long *)0x630C,x","eCANB MDL1");
+    GEL_WatchAdd("*(long *)0x630E,x","eCANB MDH1");
+}
+hotmenu eCAN_B_Mailbox_2_to_3_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6244,x","eCANB LAM2");
+    GEL_WatchAdd("*(long *)0x6284,x","eCANB MOTS2");
+    GEL_WatchAdd("*(long *)0x62C4,x","eCANB MOTO2");
+    GEL_WatchAdd("*(long *)0x6310,x","eCANB MID2");
+    GEL_WatchAdd("*(long *)0x6312,x","eCANB MCF2");
+    GEL_WatchAdd("*(long *)0x6314,x","eCANB MDL2");
+    GEL_WatchAdd("*(long *)0x6316,x","eCANB MDH2");
+
+    GEL_WatchAdd("*(long *)0x6246,x","eCANB LAM3");
+    GEL_WatchAdd("*(long *)0x6286,x","eCANB MOTS3");
+    GEL_WatchAdd("*(long *)0x62C6,x","eCANB MOTO3");
+    GEL_WatchAdd("*(long *)0x6318,x","eCANB MID3");
+    GEL_WatchAdd("*(long *)0x631A,x","eCANB MCF3");
+    GEL_WatchAdd("*(long *)0x631C,x","eCANB MDL3");
+    GEL_WatchAdd("*(long *)0x631E,x","eCANB MDH3");
+}
+hotmenu eCAN_B_Mailbox_4_to_5_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6248,x","eCANB LAM4");
+    GEL_WatchAdd("*(long *)0x6288,x","eCANB MOTS4");
+    GEL_WatchAdd("*(long *)0x62C8,x","eCANB MOTO4");
+    GEL_WatchAdd("*(long *)0x6320,x","eCANB MID4");
+    GEL_WatchAdd("*(long *)0x6322,x","eCANB MCF4");
+    GEL_WatchAdd("*(long *)0x6324,x","eCANB MDL4");
+    GEL_WatchAdd("*(long *)0x6326,x","eCANB MDH4");
+
+    GEL_WatchAdd("*(long *)0x624A,x","eCANB LAM5");
+    GEL_WatchAdd("*(long *)0x628A,x","eCANB MOTS5");
+    GEL_WatchAdd("*(long *)0x62CA,x","eCANB MOTO5");
+    GEL_WatchAdd("*(long *)0x6328,x","eCANB MID5");
+    GEL_WatchAdd("*(long *)0x632A,x","eCANB MCF5");
+    GEL_WatchAdd("*(long *)0x632C,x","eCANB MDL5");
+    GEL_WatchAdd("*(long *)0x632E,x","eCANB MDH5");
+}
+hotmenu eCAN_B_Mailbox_6_to_7_Regs()
+{
+    GEL_WatchAdd("*(long *)0x624C,x","eCANB LAM6");
+    GEL_WatchAdd("*(long *)0x628C,x","eCANB MOTS6");
+    GEL_WatchAdd("*(long *)0x62CC,x","eCANB MOTO6");
+    GEL_WatchAdd("*(long *)0x6330,x","eCANB MID6");
+    GEL_WatchAdd("*(long *)0x6332,x","eCANB MCF6");
+    GEL_WatchAdd("*(long *)0x6334,x","eCANB MDL6");
+    GEL_WatchAdd("*(long *)0x6336,x","eCANB MDH6");
+
+    GEL_WatchAdd("*(long *)0x624E,x","eCANB LAM7");
+    GEL_WatchAdd("*(long *)0x628E,x","eCANB MOTS7");
+    GEL_WatchAdd("*(long *)0x62CE,x","eCANB MOTO7");
+    GEL_WatchAdd("*(long *)0x6338,x","eCANB MID7");
+    GEL_WatchAdd("*(long *)0x633A,x","eCANB MCF7");
+    GEL_WatchAdd("*(long *)0x633C,x","eCANB MDL7");
+    GEL_WatchAdd("*(long *)0x633E,x","eCANB MDH7");
+}
+hotmenu eCAN_B_Mailbox_8_to_9_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6250,x","eCANB LAM8");
+    GEL_WatchAdd("*(long *)0x6290,x","eCANB MOTS8");
+    GEL_WatchAdd("*(long *)0x62D0,x","eCANB MOTO8");
+    GEL_WatchAdd("*(long *)0x6340,x","eCANB MID8");
+    GEL_WatchAdd("*(long *)0x6342,x","eCANB MCF8");
+    GEL_WatchAdd("*(long *)0x6344,x","eCANB MDL8");
+    GEL_WatchAdd("*(long *)0x6346,x","eCANB MDH8");
+
+    GEL_WatchAdd("*(long *)0x6252,x","eCANB LAM9");
+    GEL_WatchAdd("*(long *)0x6292,x","eCANB MOTS9");
+    GEL_WatchAdd("*(long *)0x62D2,x","eCANB MOTO9");
+    GEL_WatchAdd("*(long *)0x6348,x","eCANB MID9");
+    GEL_WatchAdd("*(long *)0x634A,x","eCANB MCF9");
+    GEL_WatchAdd("*(long *)0x634C,x","eCANB MDL9");
+    GEL_WatchAdd("*(long *)0x634E,x","eCANB MDH9");
+}
+hotmenu eCAN_B_Mailbox_10_to_11_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6254,x","eCANB LAM10");
+    GEL_WatchAdd("*(long *)0x6294,x","eCANB MOTS10");
+    GEL_WatchAdd("*(long *)0x62D4,x","eCANB MOTO10");
+    GEL_WatchAdd("*(long *)0x6350,x","eCANB MID10");
+    GEL_WatchAdd("*(long *)0x6352,x","eCANB MCF10");
+    GEL_WatchAdd("*(long *)0x6354,x","eCANB MDL10");
+    GEL_WatchAdd("*(long *)0x6356,x","eCANB MDH10");
+
+    GEL_WatchAdd("*(long *)0x6256,x","eCANB LAM11");
+    GEL_WatchAdd("*(long *)0x6296,x","eCANB MOTS11");
+    GEL_WatchAdd("*(long *)0x62D6,x","eCANB MOTO11");
+    GEL_WatchAdd("*(long *)0x6358,x","eCANB MID11");
+    GEL_WatchAdd("*(long *)0x635A,x","eCANB MCF11");
+    GEL_WatchAdd("*(long *)0x635C,x","eCANB MDL11");
+    GEL_WatchAdd("*(long *)0x635E,x","eCANB MDH11");
+}
+hotmenu eCAN_B_Mailbox_12_to_13_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6258,x","eCANB LAM12");
+    GEL_WatchAdd("*(long *)0x6298,x","eCANB MOTS12");
+    GEL_WatchAdd("*(long *)0x62D8,x","eCANB MOTO12");
+    GEL_WatchAdd("*(long *)0x6360,x","eCANB MID12");
+    GEL_WatchAdd("*(long *)0x6362,x","eCANB MCF12");
+    GEL_WatchAdd("*(long *)0x6364,x","eCANB MDL12");
+    GEL_WatchAdd("*(long *)0x6366,x","eCANB MDH12");
+
+    GEL_WatchAdd("*(long *)0x625A,x","eCANB LAM13");
+    GEL_WatchAdd("*(long *)0x629A,x","eCANB MOTS13");
+    GEL_WatchAdd("*(long *)0x62DA,x","eCANB MOTO13");
+    GEL_WatchAdd("*(long *)0x6368,x","eCANB MID13");
+    GEL_WatchAdd("*(long *)0x636A,x","eCANB MCF13");
+    GEL_WatchAdd("*(long *)0x636C,x","eCANB MDL13");
+    GEL_WatchAdd("*(long *)0x636E,x","eCANB MDH13");
+}
+hotmenu eCAN_B_Mailbox_14_to_15_Regs()
+{
+    GEL_WatchAdd("*(long *)0x625C,x","eCANB LAM14");
+    GEL_WatchAdd("*(long *)0x629C,x","eCANB MOTS14");
+    GEL_WatchAdd("*(long *)0x62DC,x","eCANB MOTO14");
+    GEL_WatchAdd("*(long *)0x6370,x","eCANB MID14");
+    GEL_WatchAdd("*(long *)0x6372,x","eCANB MCF14");
+    GEL_WatchAdd("*(long *)0x6374,x","eCANB MDL14");
+    GEL_WatchAdd("*(long *)0x6376,x","eCANB MDH14");
+
+    GEL_WatchAdd("*(long *)0x625E,x","eCANB LAM15");
+    GEL_WatchAdd("*(long *)0x629E,x","eCANB MOTS15");
+    GEL_WatchAdd("*(long *)0x62DE,x","eCANB MOTO15");
+    GEL_WatchAdd("*(long *)0x6378,x","eCANB MID15");
+    GEL_WatchAdd("*(long *)0x637A,x","eCANB MCF15");
+    GEL_WatchAdd("*(long *)0x637C,x","eCANB MDL15");
+    GEL_WatchAdd("*(long *)0x637E,x","eCANB MDH15");
+}
+hotmenu eCAN_B_Mailbox_16_to_17_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6260,x","eCANB LAM16");
+    GEL_WatchAdd("*(long *)0x62A0,x","eCANB MOTS16");
+    GEL_WatchAdd("*(long *)0x62E0,x","eCANB MOTO16");
+    GEL_WatchAdd("*(long *)0x6380,x","eCANB MID16");
+    GEL_WatchAdd("*(long *)0x6382,x","eCANB MCF16");
+    GEL_WatchAdd("*(long *)0x6384,x","eCANB MDL16");
+    GEL_WatchAdd("*(long *)0x6386,x","eCANB MDH16");
+
+    GEL_WatchAdd("*(long *)0x6262,x","eCANB LAM17");
+    GEL_WatchAdd("*(long *)0x62A2,x","eCANB MOTS17");
+    GEL_WatchAdd("*(long *)0x62E2,x","eCANB MOTO17");
+    GEL_WatchAdd("*(long *)0x6388,x","eCANB MID17");
+    GEL_WatchAdd("*(long *)0x638A,x","eCANB MCF17");
+    GEL_WatchAdd("*(long *)0x638C,x","eCANB MDL17");
+    GEL_WatchAdd("*(long *)0x638E,x","eCANB MDH17");
+}
+hotmenu eCAN_B_Mailbox_18_to_19_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6264,x","eCANB LAM18");
+    GEL_WatchAdd("*(long *)0x62A4,x","eCANB MOTS18");
+    GEL_WatchAdd("*(long *)0x62E4,x","eCANB MOTO18");
+    GEL_WatchAdd("*(long *)0x6390,x","eCANB MID18");
+    GEL_WatchAdd("*(long *)0x6392,x","eCANB MCF18");
+    GEL_WatchAdd("*(long *)0x6394,x","eCANB MDL18");
+    GEL_WatchAdd("*(long *)0x6396,x","eCANB MDH18");
+
+    GEL_WatchAdd("*(long *)0x6266,x","eCANB LAM19");
+    GEL_WatchAdd("*(long *)0x62A6,x","eCANB MOTS19");
+    GEL_WatchAdd("*(long *)0x62E6,x","eCANB MOTO19");
+    GEL_WatchAdd("*(long *)0x6398,x","eCANB MID19");
+    GEL_WatchAdd("*(long *)0x639A,x","eCANB MCF19");
+    GEL_WatchAdd("*(long *)0x639C,x","eCANB MDL19");
+    GEL_WatchAdd("*(long *)0x639E,x","eCANB MDH19");
+}
+hotmenu eCAN_B_Mailbox_20_to_21_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6268,x","eCANB LAM20");
+    GEL_WatchAdd("*(long *)0x62A8,x","eCANB MOTS20");
+    GEL_WatchAdd("*(long *)0x62E8,x","eCANB MOTO20");
+    GEL_WatchAdd("*(long *)0x63A0,x","eCANB MID20");
+    GEL_WatchAdd("*(long *)0x63A2,x","eCANB MCF20");
+    GEL_WatchAdd("*(long *)0x63A4,x","eCANB MDL20");
+    GEL_WatchAdd("*(long *)0x63A6,x","eCANB MDH20");
+
+    GEL_WatchAdd("*(long *)0x626A,x","eCANB LAM21");
+    GEL_WatchAdd("*(long *)0x62AA,x","eCANB MOTS21");
+    GEL_WatchAdd("*(long *)0x62EA,x","eCANB MOTO21");
+    GEL_WatchAdd("*(long *)0x63A8,x","eCANB MID21");
+    GEL_WatchAdd("*(long *)0x63AA,x","eCANB MCF21");
+    GEL_WatchAdd("*(long *)0x63AC,x","eCANB MDL21");
+    GEL_WatchAdd("*(long *)0x63AE,x","eCANB MDH21");
+}
+hotmenu eCAN_B_Mailbox_22_to_23_Regs()
+{
+    GEL_WatchAdd("*(long *)0x626C,x","eCANB LAM22");
+    GEL_WatchAdd("*(long *)0x62AC,x","eCANB MOTS22");
+    GEL_WatchAdd("*(long *)0x62EC,x","eCANB MOTO22");
+    GEL_WatchAdd("*(long *)0x63B0,x","eCANB MID22");
+    GEL_WatchAdd("*(long *)0x63B2,x","eCANB MCF22");
+    GEL_WatchAdd("*(long *)0x63B4,x","eCANB MDL22");
+    GEL_WatchAdd("*(long *)0x63B6,x","eCANB MDH22");
+
+    GEL_WatchAdd("*(long *)0x626E,x","eCANB LAM23");
+    GEL_WatchAdd("*(long *)0x62AE,x","eCANB MOTS23");
+    GEL_WatchAdd("*(long *)0x62EE,x","eCANB MOTO23");
+    GEL_WatchAdd("*(long *)0x63B8,x","eCANB MID23");
+    GEL_WatchAdd("*(long *)0x63BA,x","eCANB MCF23");
+    GEL_WatchAdd("*(long *)0x63BC,x","eCANB MDL23");
+    GEL_WatchAdd("*(long *)0x63BE,x","eCANB MDH23");
+}
+hotmenu eCAN_B_Mailbox_24_to_25_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6270,x","eCANB LAM24");
+    GEL_WatchAdd("*(long *)0x62B0,x","eCANB MOTS24");
+    GEL_WatchAdd("*(long *)0x62F0,x","eCANB MOTO24");
+    GEL_WatchAdd("*(long *)0x63C0,x","eCANB MID24");
+    GEL_WatchAdd("*(long *)0x63C2,x","eCANB MCF24");
+    GEL_WatchAdd("*(long *)0x63C4,x","eCANB MDL24");
+    GEL_WatchAdd("*(long *)0x63C6,x","eCANB MDH24");
+
+    GEL_WatchAdd("*(long *)0x6272,x","eCANB LAM25");
+    GEL_WatchAdd("*(long *)0x62B2,x","eCANB MOTS25");
+    GEL_WatchAdd("*(long *)0x62F2,x","eCANB MOTO25");
+    GEL_WatchAdd("*(long *)0x63C8,x","eCANB MID25");
+    GEL_WatchAdd("*(long *)0x63CA,x","eCANB MCF25");
+    GEL_WatchAdd("*(long *)0x63CC,x","eCANB MDL25");
+    GEL_WatchAdd("*(long *)0x63CE,x","eCANB MDH25");
+}
+hotmenu eCAN_B_Mailbox_26_to_27_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6274,x","eCANB LAM26");
+    GEL_WatchAdd("*(long *)0x62B4,x","eCANB MOTS26");
+    GEL_WatchAdd("*(long *)0x62F4,x","eCANB MOTO26");
+    GEL_WatchAdd("*(long *)0x63D0,x","eCANB MID26");
+    GEL_WatchAdd("*(long *)0x63D2,x","eCANB MCF26");
+    GEL_WatchAdd("*(long *)0x63D4,x","eCANB MDL26");
+    GEL_WatchAdd("*(long *)0x63D6,x","eCANB MDH26");
+
+    GEL_WatchAdd("*(long *)0x6276,x","eCANB LAM27");
+    GEL_WatchAdd("*(long *)0x62B6,x","eCANB MOTS27");
+    GEL_WatchAdd("*(long *)0x62F6,x","eCANB MOTO27");
+    GEL_WatchAdd("*(long *)0x63D8,x","eCANB MID27");
+    GEL_WatchAdd("*(long *)0x63DA,x","eCANB MCF27");
+    GEL_WatchAdd("*(long *)0x63DC,x","eCANB MDL27");
+    GEL_WatchAdd("*(long *)0x63DE,x","eCANB MDH27");
+}
+hotmenu eCAN_B_Mailbox_28_to_29_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6278,x","eCANB LAM28");
+    GEL_WatchAdd("*(long *)0x62B8,x","eCANB MOTS28");
+    GEL_WatchAdd("*(long *)0x62F8,x","eCANB MOTO28");
+    GEL_WatchAdd("*(long *)0x63E0,x","eCANB MID28");
+    GEL_WatchAdd("*(long *)0x63E2,x","eCANB MCF28");
+    GEL_WatchAdd("*(long *)0x63E4,x","eCANB MDL28");
+    GEL_WatchAdd("*(long *)0x63E6,x","eCANB MDH28");
+
+    GEL_WatchAdd("*(long *)0x627A,x","eCANB LAM29");
+    GEL_WatchAdd("*(long *)0x62BA,x","eCANB MOTS29");
+    GEL_WatchAdd("*(long *)0x62FA,x","eCANB MOTO29");
+    GEL_WatchAdd("*(long *)0x63E8,x","eCANB MID29");
+    GEL_WatchAdd("*(long *)0x63EA,x","eCANB MCF29");
+    GEL_WatchAdd("*(long *)0x63EC,x","eCANB MDL29");
+    GEL_WatchAdd("*(long *)0x63EE,x","eCANB MDH29");
+}
+hotmenu eCAN_B_Mailbox_30_to_31_Regs()
+{
+    GEL_WatchAdd("*(long *)0x627C,x","eCANB LAM30");
+    GEL_WatchAdd("*(long *)0x62BC,x","eCANB MOTS30");
+    GEL_WatchAdd("*(long *)0x62FC,x","eCANB MOTO30");
+    GEL_WatchAdd("*(long *)0x63F0,x","eCANB MID30");
+    GEL_WatchAdd("*(long *)0x63F2,x","eCANB MCF30");
+    GEL_WatchAdd("*(long *)0x63F4,x","eCANB MDL30");
+    GEL_WatchAdd("*(long *)0x63F6,x","eCANB MDH30");
+
+    GEL_WatchAdd("*(long *)0x627E,x","eCANB LAM31");
+    GEL_WatchAdd("*(long *)0x62BE,x","eCANB MOTS31");
+    GEL_WatchAdd("*(long *)0x62FE,x","eCANB MOTO31");
+    GEL_WatchAdd("*(long *)0x63F8,x","eCANB MID31");
+    GEL_WatchAdd("*(long *)0x63FA,x","eCANB MCF31");
+    GEL_WatchAdd("*(long *)0x63FC,x","eCANB MDL31");
+    GEL_WatchAdd("*(long *)0x63FE,x","eCANB MDH31");
+}
+
+
+/********************************************************************/
+/* Enhanced Capture Registers                                       */
+/********************************************************************/
+menuitem "Watch eCAP Registers";
+
+hotmenu eCAP1_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6A00,x","eCAP1 TSCNT");
+    GEL_WatchAdd("*(long *)0x6A02,x","eCAP1 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6A04,x","eCAP1 CAP1");
+    GEL_WatchAdd("*(long *)0x6A06,x","eCAP1 CAP2");
+    GEL_WatchAdd("*(long *)0x6A08,x","eCAP1 CAP3");
+    GEL_WatchAdd("*(long *)0x6A0A,x","eCAP1 CAP4");
+    GEL_WatchAdd("*0x6A14,x","eCAP1 ECCTL1");
+    GEL_WatchAdd("*0x6A15,x","eCAP1 ECCTL2");
+    GEL_WatchAdd("*0x6A16,x","eCAP1 ECEINT");
+    GEL_WatchAdd("*0x6A17,x","eCAP1 ECFLG");
+    GEL_WatchAdd("*0x6A18,x","eCAP1 ECCLR");
+    GEL_WatchAdd("*0x6A19,x","eCAP1 ECFRC");
+}
+hotmenu eCAP2_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6A20,x","eCAP2 TSCNT");
+    GEL_WatchAdd("*(long *)0x6A22,x","eCAP2 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6A24,x","eCAP2 CAP1");
+    GEL_WatchAdd("*(long *)0x6A26,x","eCAP2 CAP2");
+    GEL_WatchAdd("*(long *)0x6A28,x","eCAP2 CAP3");
+    GEL_WatchAdd("*(long *)0x6A2A,x","eCAP2 CAP4");
+    GEL_WatchAdd("*0x6A34,x","eCAP2 ECCTL1");
+    GEL_WatchAdd("*0x6A35,x","eCAP2 ECCTL2");
+    GEL_WatchAdd("*0x6A36,x","eCAP2 ECEINT");
+    GEL_WatchAdd("*0x6A37,x","eCAP2 ECFLG");
+    GEL_WatchAdd("*0x6A38,x","eCAP2 ECCLR");
+    GEL_WatchAdd("*0x6A39,x","eCAP2 ECFRC");
+}
+hotmenu eCAP3_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6A40,x","eCAP3 TSCNT");
+    GEL_WatchAdd("*(long *)0x6A42,x","eCAP3 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6A44,x","eCAP3 CAP1");
+    GEL_WatchAdd("*(long *)0x6A46,x","eCAP3 CAP2");
+    GEL_WatchAdd("*(long *)0x6A48,x","eCAP3 CAP3");
+    GEL_WatchAdd("*(long *)0x6A4A,x","eCAP3 CAP4");
+    GEL_WatchAdd("*0x6A54,x","eCAP3 ECCTL1");
+    GEL_WatchAdd("*0x6A55,x","eCAP3 ECCTL2");
+    GEL_WatchAdd("*0x6A56,x","eCAP3 ECEINT");
+    GEL_WatchAdd("*0x6A57,x","eCAP3 ECFLG");
+    GEL_WatchAdd("*0x6A58,x","eCAP3 ECCLR");
+    GEL_WatchAdd("*0x6A59,x","eCAP3 ECFRC");
+}
+hotmenu eCAP4_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6A60,x","eCAP4 TSCNT");
+    GEL_WatchAdd("*(long *)0x6A62,x","eCAP4 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6A64,x","eCAP4 CAP1");
+    GEL_WatchAdd("*(long *)0x6A66,x","eCAP4 CAP2");
+    GEL_WatchAdd("*(long *)0x6A68,x","eCAP4 CAP3");
+    GEL_WatchAdd("*(long *)0x6A6A,x","eCAP4 CAP4");
+    GEL_WatchAdd("*0x6A74,x","eCAP4 ECCTL1");
+    GEL_WatchAdd("*0x6A75,x","eCAP4 ECCTL2");
+    GEL_WatchAdd("*0x6A76,x","eCAP4 ECEINT");
+    GEL_WatchAdd("*0x6A77,x","eCAP4 ECFLG");
+    GEL_WatchAdd("*0x6A78,x","eCAP4 ECCLR");
+    GEL_WatchAdd("*0x6A79,x","eCAP4 ECFRC");
+}
+hotmenu eCAP5_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6A80,x","eCAP5 TSCNT");
+    GEL_WatchAdd("*(long *)0x6A82,x","eCAP5 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6A84,x","eCAP5 CAP1");
+    GEL_WatchAdd("*(long *)0x6A86,x","eCAP5 CAP2");
+    GEL_WatchAdd("*(long *)0x6A88,x","eCAP5 CAP3");
+    GEL_WatchAdd("*(long *)0x6A8A,x","eCAP5 CAP4");
+    GEL_WatchAdd("*0x6A94,x","eCAP5 ECCTL1");
+    GEL_WatchAdd("*0x6A95,x","eCAP5 ECCTL2");
+    GEL_WatchAdd("*0x6A96,x","eCAP5 ECEINT");
+    GEL_WatchAdd("*0x6A97,x","eCAP5 ECFLG");
+    GEL_WatchAdd("*0x6A98,x","eCAP5 ECCLR");
+    GEL_WatchAdd("*0x6A99,x","eCAP5 ECFRC");
+}
+hotmenu eCAP6_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6AA0,x","eCAP6 TSCNT");
+    GEL_WatchAdd("*(long *)0x6AA2,x","eCAP6 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6AA4,x","eCAP6 CAP1");
+    GEL_WatchAdd("*(long *)0x6AA6,x","eCAP6 CAP2");
+    GEL_WatchAdd("*(long *)0x6AA8,x","eCAP6 CAP3");
+    GEL_WatchAdd("*(long *)0x6AAA,x","eCAP6 CAP4");
+    GEL_WatchAdd("*0x6AB4,x","eCAP6 ECCTL1");
+    GEL_WatchAdd("*0x6AB5,x","eCAP6 ECCTL2");
+    GEL_WatchAdd("*0x6AB6,x","eCAP6 ECEINT");
+    GEL_WatchAdd("*0x6AB7,x","eCAP6 ECFLG");
+    GEL_WatchAdd("*0x6AB8,x","eCAP6 ECCLR");
+    GEL_WatchAdd("*0x6AB9,x","eCAP6 ECFRC");
+}
+
+/********************************************************************/
+/* Enhanced PWM Registers                                           */
+/********************************************************************/
+menuitem "Watch ePWM Registers";
+
+hotmenu ePWM1_All_Regs()
+{
+    GEL_WatchAdd("*0x6800,x","ePWM1 TBCTL");
+    GEL_WatchAdd("*0x6801,x","ePWM1 TBSTS");
+    GEL_WatchAdd("*0x6802,x","ePWM1 TBPHSHR");
+    GEL_WatchAdd("*0x6803,x","ePWM1 TBPHS");
+    GEL_WatchAdd("*0x6804,x","ePWM1 TBCTR");
+    GEL_WatchAdd("*0x6805,x","ePWM1 TBPRD");
+    GEL_WatchAdd("*0x6807,x","ePWM1 CMPCTL");
+    GEL_WatchAdd("*0x6808,x","ePWM1 CMPAHR");
+    GEL_WatchAdd("*0x6809,x","ePWM1 CMPA");
+    GEL_WatchAdd("*0x680A,x","ePWM1 CMPB");
+    GEL_WatchAdd("*0x680B,x","ePWM1 AQCTLA");
+    GEL_WatchAdd("*0x680C,x","ePWM1 AQCTLB");
+    GEL_WatchAdd("*0x680D,x","ePWM1 AQSFRC");
+    GEL_WatchAdd("*0x680E,x","ePWM1 AQCSFRC");
+    GEL_WatchAdd("*0x680F,x","ePWM1 DBCTL");
+    GEL_WatchAdd("*0x6810,x","ePWM1 DBRED");
+    GEL_WatchAdd("*0x6811,x","ePWM1 DBFED");
+    GEL_WatchAdd("*0x6812,x","ePWM1 TZSEL");
+    GEL_WatchAdd("*0x6813,x","ePWM1 TZDCSEL");
+    GEL_WatchAdd("*0x6814,x","ePWM1 TZCTL");
+    GEL_WatchAdd("*0x6815,x","ePWM1 TZEINT");
+    GEL_WatchAdd("*0x6816,x","ePWM1 TZFLG");
+    GEL_WatchAdd("*0x6817,x","ePWM1 TZCLR");
+    GEL_WatchAdd("*0x6818,x","ePWM1 TZFRC");
+    GEL_WatchAdd("*0x6819,x","ePWM1 ETSEL");
+    GEL_WatchAdd("*0x681A,x","ePWM1 ETPS");
+    GEL_WatchAdd("*0x681B,x","ePWM1 ETFLG");
+    GEL_WatchAdd("*0x681C,x","ePWM1 ETCLR");
+    GEL_WatchAdd("*0x681D,x","ePWM1 ETFRC");
+    GEL_WatchAdd("*0x681E,x","ePWM1 PCCTL");
+    GEL_WatchAdd("*0x6820,x","ePWM1 HRCNFG");
+}
+hotmenu ePWM1_TB_Regs()
+{
+    GEL_WatchAdd("*0x6800,x","ePWM1 TBCTL");
+    GEL_WatchAdd("*0x6801,x","ePWM1 TBSTS");
+    GEL_WatchAdd("*0x6802,x","ePWM1 TBPHSHR");
+    GEL_WatchAdd("*0x6803,x","ePWM1 TBPHS");
+    GEL_WatchAdd("*0x6804,x","ePWM1 TBCTR");
+    GEL_WatchAdd("*0x6805,x","ePWM1 TBPRD");
+}
+hotmenu ePWM1_CMP_Regs()
+{
+    GEL_WatchAdd("*0x6807,x","ePWM1 CMPCTL");
+    GEL_WatchAdd("*0x6808,x","ePWM1 CMPAHR");
+    GEL_WatchAdd("*0x6809,x","ePWM1 CMPA");
+    GEL_WatchAdd("*0x680A,x","ePWM1 CMPB");
+}
+hotmenu ePWM1_AQ_Regs()
+{
+    GEL_WatchAdd("*0x680B,x","ePWM1 AQCTLA");
+    GEL_WatchAdd("*0x680C,x","ePWM1 AQCTLB");
+    GEL_WatchAdd("*0x680D,x","ePWM1 AQSFRC");
+    GEL_WatchAdd("*0x680E,x","ePWM1 AQCSFRC");
+}
+hotmenu ePWM1_DB_Regs()
+{
+    GEL_WatchAdd("*0x680F,x","ePWM1 DBCTL");
+    GEL_WatchAdd("*0x6810,x","ePWM1 DBRED");
+    GEL_WatchAdd("*0x6811,x","ePWM1 DBFED");
+}
+hotmenu ePWM1_TZ_Regs()
+{
+    GEL_WatchAdd("*0x6812,x","ePWM1 TZSEL");
+    GEL_WatchAdd("*0x6814,x","ePWM1 TZCTL");
+    GEL_WatchAdd("*0x6815,x","ePWM1 TZEINT");
+    GEL_WatchAdd("*0x6816,x","ePWM1 TZFLG");
+    GEL_WatchAdd("*0x6817,x","ePWM1 TZCLR");
+    GEL_WatchAdd("*0x6818,x","ePWM1 TZFRC");
+}
+hotmenu ePWM1_ET_Regs()
+{
+    GEL_WatchAdd("*0x6819,x","ePWM1 ETSEL");
+    GEL_WatchAdd("*0x681A,x","ePWM1 ETPS");
+    GEL_WatchAdd("*0x681B,x","ePWM1 ETFLG");
+    GEL_WatchAdd("*0x681C,x","ePWM1 ETCLR");
+    GEL_WatchAdd("*0x681D,x","ePWM1 ETFRC");
+}
+hotmenu ePWM2_All_Regs()
+{
+    GEL_WatchAdd("*0x6840,x","ePWM2 TBCTL");
+    GEL_WatchAdd("*0x6841,x","ePWM2 TBSTS");
+    GEL_WatchAdd("*0x6842,x","ePWM2 TBPHSHR");
+    GEL_WatchAdd("*0x6843,x","ePWM2 TBPHS");
+    GEL_WatchAdd("*0x6844,x","ePWM2 TBCTR");
+    GEL_WatchAdd("*0x6845,x","ePWM2 TBPRD");
+    GEL_WatchAdd("*0x6847,x","ePWM2 CMPCTL");
+    GEL_WatchAdd("*0x6848,x","ePWM2 CMPAHR");
+    GEL_WatchAdd("*0x6849,x","ePWM2 CMPA");
+    GEL_WatchAdd("*0x684A,x","ePWM2 CMPB");
+    GEL_WatchAdd("*0x684B,x","ePWM2 AQCTLA");
+    GEL_WatchAdd("*0x684C,x","ePWM2 AQCTLB");
+    GEL_WatchAdd("*0x684D,x","ePWM2 AQSFRC");
+    GEL_WatchAdd("*0x684E,x","ePWM2 AQCSFRC");
+    GEL_WatchAdd("*0x684F,x","ePWM2 DBCTL");
+    GEL_WatchAdd("*0x6850,x","ePWM2 DBRED");
+    GEL_WatchAdd("*0x6851,x","ePWM2 DBFED");
+    GEL_WatchAdd("*0x6852,x","ePWM2 TZSEL");
+    GEL_WatchAdd("*0x6853,x","ePWM2 TZDCSEL");
+    GEL_WatchAdd("*0x6854,x","ePWM2 TZCTL");
+    GEL_WatchAdd("*0x6855,x","ePWM2 TZEINT");
+    GEL_WatchAdd("*0x6856,x","ePWM2 TZFLG");
+    GEL_WatchAdd("*0x6857,x","ePWM2 TZCLR");
+    GEL_WatchAdd("*0x6858,x","ePWM2 TZFRC");
+    GEL_WatchAdd("*0x6859,x","ePWM2 ETSEL");
+    GEL_WatchAdd("*0x685A,x","ePWM2 ETPS");
+    GEL_WatchAdd("*0x685B,x","ePWM2 ETFLG");
+    GEL_WatchAdd("*0x685C,x","ePWM2 ETCLR");
+    GEL_WatchAdd("*0x685D,x","ePWM2 ETFRC");
+    GEL_WatchAdd("*0x685E,x","ePWM2 PCCTL");
+    GEL_WatchAdd("*0x6860,x","ePWM2 HRCNFG");
+}
+hotmenu ePWM2_TB_Regs()
+{
+    GEL_WatchAdd("*0x6840,x","ePWM2 TBCTL");
+    GEL_WatchAdd("*0x6841,x","ePWM2 TBSTS");
+    GEL_WatchAdd("*0x6842,x","ePWM2 TBPHSHR");
+    GEL_WatchAdd("*0x6843,x","ePWM2 TBPHS");
+    GEL_WatchAdd("*0x6844,x","ePWM2 TBCTR");
+    GEL_WatchAdd("*0x6845,x","ePWM2 TBPRD");
+}
+hotmenu ePWM2_CMP_Regs()
+{
+    GEL_WatchAdd("*0x6847,x","ePWM2 CMPCTL");
+    GEL_WatchAdd("*0x6848,x","ePWM2 CMPAHR");
+    GEL_WatchAdd("*0x6849,x","ePWM2 CMPA");
+    GEL_WatchAdd("*0x684A,x","ePWM2 CMPB");
+}
+hotmenu ePWM2_AQ_Regs()
+{
+    GEL_WatchAdd("*0x684B,x","ePWM2 AQCTLA");
+    GEL_WatchAdd("*0x684C,x","ePWM2 AQCTLB");
+    GEL_WatchAdd("*0x684D,x","ePWM2 AQSFRC");
+    GEL_WatchAdd("*0x684E,x","ePWM2 AQCSFRC");
+}
+hotmenu ePWM2_DB_Regs()
+{
+    GEL_WatchAdd("*0x684F,x","ePWM2 DBCTL");
+    GEL_WatchAdd("*0x6850,x","ePWM2 DBRED");
+    GEL_WatchAdd("*0x6851,x","ePWM2 DBFED");
+}
+hotmenu ePWM2_TZ_Regs()
+{
+    GEL_WatchAdd("*0x6852,x","ePWM2 TZSEL");
+    GEL_WatchAdd("*0x6854,x","ePWM2 TZCTL");
+    GEL_WatchAdd("*0x6855,x","ePWM2 TZEINT");
+    GEL_WatchAdd("*0x6856,x","ePWM2 TZFLG");
+    GEL_WatchAdd("*0x6857,x","ePWM2 TZCLR");
+    GEL_WatchAdd("*0x6858,x","ePWM2 TZFRC");
+}
+hotmenu ePWM2_ET_Regs()
+{
+    GEL_WatchAdd("*0x6859,x","ePWM2 ETSEL");
+    GEL_WatchAdd("*0x685A,x","ePWM2 ETPS");
+    GEL_WatchAdd("*0x685B,x","ePWM2 ETFLG");
+    GEL_WatchAdd("*0x685C,x","ePWM2 ETCLR");
+    GEL_WatchAdd("*0x685D,x","ePWM2 ETFRC");
+}
+hotmenu ePWM3_All_Regs()
+{
+    GEL_WatchAdd("*0x6880,x","ePWM3 TBCTL");
+    GEL_WatchAdd("*0x6881,x","ePWM3 TBSTS");
+    GEL_WatchAdd("*0x6882,x","ePWM3 TBPHSHR");
+    GEL_WatchAdd("*0x6883,x","ePWM3 TBPHS");
+    GEL_WatchAdd("*0x6884,x","ePWM3 TBCTR");
+    GEL_WatchAdd("*0x6885,x","ePWM3 TBPRD");
+    GEL_WatchAdd("*0x6887,x","ePWM3 CMPCTL");
+    GEL_WatchAdd("*0x6888,x","ePWM3 CMPAHR");
+    GEL_WatchAdd("*0x6889,x","ePWM3 CMPA");
+    GEL_WatchAdd("*0x688A,x","ePWM3 CMPB");
+    GEL_WatchAdd("*0x688B,x","ePWM3 AQCTLA");
+    GEL_WatchAdd("*0x688C,x","ePWM3 AQCTLB");
+    GEL_WatchAdd("*0x688D,x","ePWM3 AQSFRC");
+    GEL_WatchAdd("*0x688E,x","ePWM3 AQCSFRC");
+    GEL_WatchAdd("*0x688F,x","ePWM3 DBCTL");
+    GEL_WatchAdd("*0x6890,x","ePWM3 DBRED");
+    GEL_WatchAdd("*0x6891,x","ePWM3 DBFED");
+    GEL_WatchAdd("*0x6892,x","ePWM3 TZSEL");
+    GEL_WatchAdd("*0x6893,x","ePWM3 TZDCSEL");
+    GEL_WatchAdd("*0x6894,x","ePWM3 TZCTL");
+    GEL_WatchAdd("*0x6895,x","ePWM3 TZEINT");
+    GEL_WatchAdd("*0x6896,x","ePWM3 TZFLG");
+    GEL_WatchAdd("*0x6897,x","ePWM3 TZCLR");
+    GEL_WatchAdd("*0x6898,x","ePWM3 TZFRC");
+    GEL_WatchAdd("*0x6899,x","ePWM3 ETSEL");
+    GEL_WatchAdd("*0x689A,x","ePWM3 ETPS");
+    GEL_WatchAdd("*0x689B,x","ePWM3 ETFLG");
+    GEL_WatchAdd("*0x689C,x","ePWM3 ETCLR");
+    GEL_WatchAdd("*0x689D,x","ePWM3 ETFRC");
+    GEL_WatchAdd("*0x689E,x","ePWM3 PCCTL");
+    GEL_WatchAdd("*0x68A0,x","ePWM3 HRCNFG");
+}
+hotmenu ePWM3_TB_Regs()
+{
+    GEL_WatchAdd("*0x6880,x","ePWM3 TBCTL");
+    GEL_WatchAdd("*0x6881,x","ePWM3 TBSTS");
+    GEL_WatchAdd("*0x6882,x","ePWM3 TBPHSHR");
+    GEL_WatchAdd("*0x6883,x","ePWM3 TBPHS");
+    GEL_WatchAdd("*0x6884,x","ePWM3 TBCTR");
+    GEL_WatchAdd("*0x6885,x","ePWM3 TBPRD");
+}
+hotmenu ePWM3_CMP_Regs()
+{
+    GEL_WatchAdd("*0x6887,x","ePWM3 CMPCTL");
+    GEL_WatchAdd("*0x6888,x","ePWM3 CMPAHR");
+    GEL_WatchAdd("*0x6889,x","ePWM3 CMPA");
+    GEL_WatchAdd("*0x688A,x","ePWM3 CMPB");
+}
+hotmenu ePWM3_AQ_Regs()
+{
+    GEL_WatchAdd("*0x688B,x","ePWM3 AQCTLA");
+    GEL_WatchAdd("*0x688C,x","ePWM3 AQCTLB");
+    GEL_WatchAdd("*0x688D,x","ePWM3 AQSFRC");
+    GEL_WatchAdd("*0x688E,x","ePWM3 AQCSFRC");
+}
+hotmenu ePWM3_DB_Regs()
+{
+    GEL_WatchAdd("*0x688F,x","ePWM3 DBCTL");
+    GEL_WatchAdd("*0x6890,x","ePWM3 DBRED");
+    GEL_WatchAdd("*0x6891,x","ePWM3 DBFED");
+}
+hotmenu ePWM3_TZ_Regs()
+{
+    GEL_WatchAdd("*0x6892,x","ePWM3 TZSEL");
+    GEL_WatchAdd("*0x6894,x","ePWM3 TZCTL");
+    GEL_WatchAdd("*0x6895,x","ePWM3 TZEINT");
+    GEL_WatchAdd("*0x6896,x","ePWM3 TZFLG");
+    GEL_WatchAdd("*0x6897,x","ePWM3 TZCLR");
+    GEL_WatchAdd("*0x6898,x","ePWM3 TZFRC");
+}
+hotmenu ePWM3_ET_Regs()
+{
+    GEL_WatchAdd("*0x6899,x","ePWM3 ETSEL");
+    GEL_WatchAdd("*0x689A,x","ePWM3 ETPS");
+    GEL_WatchAdd("*0x689B,x","ePWM3 ETFLG");
+    GEL_WatchAdd("*0x689C,x","ePWM3 ETCLR");
+    GEL_WatchAdd("*0x689D,x","ePWM3 ETFRC");
+}
+hotmenu ePWM4_All_Regs()
+{
+    GEL_WatchAdd("*0x68C0,x","ePWM4 TBCTL");
+    GEL_WatchAdd("*0x68C1,x","ePWM4 TBSTS");
+    GEL_WatchAdd("*0x68C2,x","ePWM4 TBPHSHR");
+    GEL_WatchAdd("*0x68C3,x","ePWM4 TBPHS");
+    GEL_WatchAdd("*0x68C4,x","ePWM4 TBCTR");
+    GEL_WatchAdd("*0x68C5,x","ePWM4 TBPRD");
+    GEL_WatchAdd("*0x68C7,x","ePWM4 CMPCTL");
+    GEL_WatchAdd("*0x68C8,x","ePWM4 CMPAHR");
+    GEL_WatchAdd("*0x68C9,x","ePWM4 CMPA");
+    GEL_WatchAdd("*0x68CA,x","ePWM4 CMPB");
+    GEL_WatchAdd("*0x68CB,x","ePWM4 AQCTLA");
+    GEL_WatchAdd("*0x68CC,x","ePWM4 AQCTLB");
+    GEL_WatchAdd("*0x68CD,x","ePWM4 AQSFRC");
+    GEL_WatchAdd("*0x68CE,x","ePWM4 AQCSFRC");
+    GEL_WatchAdd("*0x68CF,x","ePWM4 DBCTL");
+    GEL_WatchAdd("*0x68D0,x","ePWM4 DBRED");
+    GEL_WatchAdd("*0x68D1,x","ePWM4 DBFED");
+    GEL_WatchAdd("*0x68D2,x","ePWM4 TZSEL");
+    GEL_WatchAdd("*0x68D3,x","ePWM4 TZDCSEL");
+    GEL_WatchAdd("*0x68D4,x","ePWM4 TZCTL");
+    GEL_WatchAdd("*0x68D5,x","ePWM4 TZEINT");
+    GEL_WatchAdd("*0x68D6,x","ePWM4 TZFLG");
+    GEL_WatchAdd("*0x68D7,x","ePWM4 TZCLR");
+    GEL_WatchAdd("*0x68D8,x","ePWM4 TZFRC");
+    GEL_WatchAdd("*0x68D9,x","ePWM4 ETSEL");
+    GEL_WatchAdd("*0x68DA,x","ePWM4 ETPS");
+    GEL_WatchAdd("*0x68DB,x","ePWM4 ETFLG");
+    GEL_WatchAdd("*0x68DC,x","ePWM4 ETCLR");
+    GEL_WatchAdd("*0x68DD,x","ePWM4 ETFRC");
+    GEL_WatchAdd("*0x68DE,x","ePWM4 PCCTL");
+    GEL_WatchAdd("*0x68E0,x","ePWM4 HRCNFG");
+}
+hotmenu ePWM4_TB_Regs()
+{
+    GEL_WatchAdd("*0x68C0,x","ePWM4 TBCTL");
+    GEL_WatchAdd("*0x68C1,x","ePWM4 TBSTS");
+    GEL_WatchAdd("*0x68C2,x","ePWM4 TBPHSHR");
+    GEL_WatchAdd("*0x68C3,x","ePWM4 TBPHS");
+    GEL_WatchAdd("*0x68C4,x","ePWM4 TBCTR");
+    GEL_WatchAdd("*0x68C5,x","ePWM4 TBPRD");
+}
+hotmenu ePWM4_CMP_Regs()
+{
+    GEL_WatchAdd("*0x68C7,x","ePWM4 CMPCTL");
+    GEL_WatchAdd("*0x68C8,x","ePWM4 CMPAHR");
+    GEL_WatchAdd("*0x68C9,x","ePWM4 CMPA");
+    GEL_WatchAdd("*0x68CA,x","ePWM4 CMPB");
+}
+hotmenu ePWM4_AQ_Regs()
+{
+    GEL_WatchAdd("*0x68CB,x","ePWM4 AQCTLA");
+    GEL_WatchAdd("*0x68CC,x","ePWM4 AQCTLB");
+    GEL_WatchAdd("*0x68CD,x","ePWM4 AQSFRC");
+    GEL_WatchAdd("*0x68CE,x","ePWM4 AQCSFRC");
+}
+hotmenu ePWM4_DB_Regs()
+{
+    GEL_WatchAdd("*0x68CF,x","ePWM4 DBCTL");
+    GEL_WatchAdd("*0x68D0,x","ePWM4 DBRED");
+    GEL_WatchAdd("*0x68D1,x","ePWM4 DBFED"); 
+}
+hotmenu ePWM4_TZ_Regs()
+{
+    GEL_WatchAdd("*0x68D2,x","ePWM4 TZSEL");
+    GEL_WatchAdd("*0x68D4,x","ePWM4 TZCTL");
+    GEL_WatchAdd("*0x68D5,x","ePWM4 TZEINT");
+    GEL_WatchAdd("*0x68D6,x","ePWM4 TZFLG");
+    GEL_WatchAdd("*0x68D7,x","ePWM4 TZCLR");
+    GEL_WatchAdd("*0x68D8,x","ePWM4 TZFRC");
+}
+hotmenu ePWM4_ET_Regs()
+{
+    GEL_WatchAdd("*0x68D9,x","ePWM4 ETSEL");
+    GEL_WatchAdd("*0x68DA,x","ePWM4 ETPS");
+    GEL_WatchAdd("*0x68DB,x","ePWM4 ETFLG");
+    GEL_WatchAdd("*0x68DC,x","ePWM4 ETCLR");
+    GEL_WatchAdd("*0x68DD,x","ePWM4 ETFRC");
+}
+hotmenu ePWM5_All_Regs()
+{
+    GEL_WatchAdd("*0x6900,x","ePWM5 TBCTL");
+    GEL_WatchAdd("*0x6901,x","ePWM5 TBSTS");
+    GEL_WatchAdd("*0x6902,x","ePWM5 TBPHSHR");
+    GEL_WatchAdd("*0x6903,x","ePWM5 TBPHS");
+    GEL_WatchAdd("*0x6904,x","ePWM5 TBCTR");
+    GEL_WatchAdd("*0x6905,x","ePWM5 TBPRD");
+    GEL_WatchAdd("*0x6907,x","ePWM5 CMPCTL");
+    GEL_WatchAdd("*0x6908,x","ePWM5 CMPAHR");
+    GEL_WatchAdd("*0x6909,x","ePWM5 CMPA");
+    GEL_WatchAdd("*0x690A,x","ePWM5 CMPB");
+    GEL_WatchAdd("*0x690B,x","ePWM5 AQCTLA");
+    GEL_WatchAdd("*0x690C,x","ePWM5 AQCTLB");
+    GEL_WatchAdd("*0x690D,x","ePWM5 AQSFRC");
+    GEL_WatchAdd("*0x690E,x","ePWM5 AQCSFRC");
+    GEL_WatchAdd("*0x690F,x","ePWM5 DBCTL");
+    GEL_WatchAdd("*0x6910,x","ePWM5 DBRED");
+    GEL_WatchAdd("*0x6911,x","ePWM5 DBFED");
+    GEL_WatchAdd("*0x6912,x","ePWM5 TZSEL");
+    GEL_WatchAdd("*0x6913,x","ePWM5 TZDCSEL");
+    GEL_WatchAdd("*0x6914,x","ePWM5 TZCTL");
+    GEL_WatchAdd("*0x6915,x","ePWM5 TZEINT");
+    GEL_WatchAdd("*0x6916,x","ePWM5 TZFLG");
+    GEL_WatchAdd("*0x6917,x","ePWM5 TZCLR");
+    GEL_WatchAdd("*0x6918,x","ePWM5 TZFRC");
+    GEL_WatchAdd("*0x6919,x","ePWM5 ETSEL");
+    GEL_WatchAdd("*0x691A,x","ePWM5 ETPS");
+    GEL_WatchAdd("*0x691B,x","ePWM5 ETFLG");
+    GEL_WatchAdd("*0x691C,x","ePWM5 ETCLR");
+    GEL_WatchAdd("*0x691D,x","ePWM5 ETFRC");
+    GEL_WatchAdd("*0x691E,x","ePWM5 PCCTL");
+    GEL_WatchAdd("*0x6920,x","ePWM5 HRCNFG");
+}
+hotmenu ePWM5_TB_Regs()
+{
+    GEL_WatchAdd("*0x6900,x","ePWM5 TBCTL");
+    GEL_WatchAdd("*0x6901,x","ePWM5 TBSTS");
+    GEL_WatchAdd("*0x6902,x","ePWM5 TBPHSHR");
+    GEL_WatchAdd("*0x6903,x","ePWM5 TBPHS");
+    GEL_WatchAdd("*0x6904,x","ePWM5 TBCTR");
+    GEL_WatchAdd("*0x6905,x","ePWM5 TBPRD");
+}
+hotmenu ePWM5_CMP_Regs()
+{
+    GEL_WatchAdd("*0x6907,x","ePWM5 CMPCTL");
+    GEL_WatchAdd("*0x6908,x","ePWM5 CMPAHR");
+    GEL_WatchAdd("*0x6909,x","ePWM5 CMPA");
+    GEL_WatchAdd("*0x690A,x","ePWM5 CMPB");
+}
+hotmenu ePWM5_AQ_Regs()
+{
+    GEL_WatchAdd("*0x690B,x","ePWM5 AQCTLA");
+    GEL_WatchAdd("*0x690C,x","ePWM5 AQCTLB");
+    GEL_WatchAdd("*0x690D,x","ePWM5 AQSFRC");
+    GEL_WatchAdd("*0x690E,x","ePWM5 AQCSFRC");
+}
+hotmenu ePWM5_DB_Regs()
+{
+    GEL_WatchAdd("*0x690F,x","ePWM5 DBCTL");
+    GEL_WatchAdd("*0x6910,x","ePWM5 DBRED");
+    GEL_WatchAdd("*0x6911,x","ePWM5 DBFED"); 
+}
+hotmenu ePWM5_TZ_Regs()
+{
+    GEL_WatchAdd("*0x6912,x","ePWM5 TZSEL");
+    GEL_WatchAdd("*0x6914,x","ePWM5 TZCTL");
+    GEL_WatchAdd("*0x6915,x","ePWM5 TZEINT");
+    GEL_WatchAdd("*0x6916,x","ePWM5 TZFLG");
+    GEL_WatchAdd("*0x6917,x","ePWM5 TZCLR");
+    GEL_WatchAdd("*0x6918,x","ePWM5 TZFRC");
+}
+hotmenu ePWM5_ET_Regs()
+{
+    GEL_WatchAdd("*0x6919,x","ePWM5 ETSEL");
+    GEL_WatchAdd("*0x691A,x","ePWM5 ETPS");
+    GEL_WatchAdd("*0x691B,x","ePWM5 ETFLG");
+    GEL_WatchAdd("*0x691C,x","ePWM5 ETCLR");
+    GEL_WatchAdd("*0x691D,x","ePWM5 ETFRC");
+}
+hotmenu ePWM6_All_Regs()
+{
+    GEL_WatchAdd("*0x6940,x","ePWM6 TBCTL");
+    GEL_WatchAdd("*0x6941,x","ePWM6 TBSTS");
+    GEL_WatchAdd("*0x6942,x","ePWM6 TBPHSHR");
+    GEL_WatchAdd("*0x6943,x","ePWM6 TBPHS");
+    GEL_WatchAdd("*0x6944,x","ePWM6 TBCTR");
+    GEL_WatchAdd("*0x6945,x","ePWM6 TBPRD");
+    GEL_WatchAdd("*0x6947,x","ePWM6 CMPCTL");
+    GEL_WatchAdd("*0x6948,x","ePWM6 CMPAHR");
+    GEL_WatchAdd("*0x6949,x","ePWM6 CMPA");
+    GEL_WatchAdd("*0x694A,x","ePWM6 CMPB");
+    GEL_WatchAdd("*0x694B,x","ePWM6 AQCTLA");
+    GEL_WatchAdd("*0x694C,x","ePWM6 AQCTLB");
+    GEL_WatchAdd("*0x694D,x","ePWM6 AQSFRC");
+    GEL_WatchAdd("*0x694E,x","ePWM6 AQCSFRC");
+    GEL_WatchAdd("*0x694F,x","ePWM6 DBCTL");
+    GEL_WatchAdd("*0x6950,x","ePWM6 DBRED");
+    GEL_WatchAdd("*0x6951,x","ePWM6 DBFED");
+    GEL_WatchAdd("*0x6952,x","ePWM6 TZSEL");
+    GEL_WatchAdd("*0x6953,x","ePWM6 TZDCSEL");
+    GEL_WatchAdd("*0x6954,x","ePWM6 TZCTL");
+    GEL_WatchAdd("*0x6955,x","ePWM6 TZEINT");
+    GEL_WatchAdd("*0x6956,x","ePWM6 TZFLG");
+    GEL_WatchAdd("*0x6957,x","ePWM6 TZCLR");
+    GEL_WatchAdd("*0x6958,x","ePWM6 TZFRC");
+    GEL_WatchAdd("*0x6959,x","ePWM6 ETSEL");
+    GEL_WatchAdd("*0x695A,x","ePWM6 ETPS");
+    GEL_WatchAdd("*0x695B,x","ePWM6 ETFLG");
+    GEL_WatchAdd("*0x695C,x","ePWM6 ETCLR");
+    GEL_WatchAdd("*0x695D,x","ePWM6 ETFRC");
+    GEL_WatchAdd("*0x695E,x","ePWM6 PCCTL");
+    GEL_WatchAdd("*0x6960,x","ePWM6 HRCNFG");
+
+}
+hotmenu ePWM6_TB_Regs()
+{
+    GEL_WatchAdd("*0x6940,x","ePWM6 TBCTL");
+    GEL_WatchAdd("*0x6941,x","ePWM6 TBSTS");
+    GEL_WatchAdd("*0x6942,x","ePWM6 TBPHSHR");
+    GEL_WatchAdd("*0x6943,x","ePWM6 TBPHS");
+    GEL_WatchAdd("*0x6944,x","ePWM6 TBCTR");
+    GEL_WatchAdd("*0x6945,x","ePWM6 TBPRD");
+}
+hotmenu ePWM6_CMP_Regs()
+{
+    GEL_WatchAdd("*0x6947,x","ePWM6 CMPCTL");
+    GEL_WatchAdd("*0x6948,x","ePWM6 CMPAHR");
+    GEL_WatchAdd("*0x6949,x","ePWM6 CMPA");
+    GEL_WatchAdd("*0x694A,x","ePWM6 CMPB");
+}
+hotmenu ePWM6_AQ_Regs()
+{
+    GEL_WatchAdd("*0x694B,x","ePWM6 AQCTLA");
+    GEL_WatchAdd("*0x694C,x","ePWM6 AQCTLB");
+    GEL_WatchAdd("*0x694D,x","ePWM6 AQSFRC");
+    GEL_WatchAdd("*0x694E,x","ePWM6 AQCSFRC");
+}
+hotmenu ePWM6_DB_Regs()
+{
+    GEL_WatchAdd("*0x694F,x","ePWM6 DBCTL");
+    GEL_WatchAdd("*0x6950,x","ePWM6 DBRED");
+    GEL_WatchAdd("*0x6951,x","ePWM6 DBFED");
+}
+hotmenu ePWM6_TZ_Regs()
+{
+    GEL_WatchAdd("*0x6952,x","ePWM6 TZSEL");
+    GEL_WatchAdd("*0x6954,x","ePWM6 TZCTL");
+    GEL_WatchAdd("*0x6955,x","ePWM6 TZEINT");
+    GEL_WatchAdd("*0x6956,x","ePWM6 TZFLG");
+    GEL_WatchAdd("*0x6957,x","ePWM6 TZCLR");
+    GEL_WatchAdd("*0x6958,x","ePWM6 TZFRC");
+}
+hotmenu ePWM6_ET_Regs()
+{
+    GEL_WatchAdd("*0x6959,x","ePWM6 ETSEL");
+    GEL_WatchAdd("*0x695A,x","ePWM6 ETPS");
+    GEL_WatchAdd("*0x695B,x","ePWM6 ETFLG");
+    GEL_WatchAdd("*0x695C,x","ePWM6 ETCLR");
+    GEL_WatchAdd("*0x695D,x","ePWM6 ETFRC");
+}
+
+
+/********************************************************************/
+/* Enhanced EQEP Registers                                          */
+/********************************************************************/
+menuitem "Watch eQEP"
+
+hotmenu eQEP1_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6B00,x","eQEP1 QPOSCNT");
+    GEL_WatchAdd("*(long *)0x6B02,x","eQEP1 QPOSINIT");
+    GEL_WatchAdd("*(long *)0x6B04,x","eQEP1 QPOSMAX");
+    GEL_WatchAdd("*(long *)0x6B06,x","eQEP1 QPOSCMP");
+    GEL_WatchAdd("*(long *)0x6B08,x","eQEP1 QPOSILAT");
+    GEL_WatchAdd("*(long *)0x6B0A,x","eQEP1 QPOSSLAT");
+    GEL_WatchAdd("*(long *)0x6B0C,x","eQEP1 QPOSLAT");
+    GEL_WatchAdd("*(long *)0x6B0E,x","eQEP1 QUTMR");
+    GEL_WatchAdd("*(long *)0x6B10,x","eQEP1 QUPRD");
+    GEL_WatchAdd("*0x6B12,x","eQEP1 QWDTMR");
+    GEL_WatchAdd("*0x6B13,x","eQEP1 QWDPRD");
+    GEL_WatchAdd("*0x6B14,x","eQEP1 QDECCTL");
+    GEL_WatchAdd("*0x6B15,x","eQEP1 QEPCTL");
+    GEL_WatchAdd("*0x6B16,x","eQEP1 QCAPCTL");
+    GEL_WatchAdd("*0x6B17,x","eQEP1 QPOSCTL");
+    GEL_WatchAdd("*0x6B18,x","eQEP1 QEINT");
+    GEL_WatchAdd("*0x6B19,x","eQEP1 QFLG");
+    GEL_WatchAdd("*0x6B1A,x","eQEP1 QCLR");
+    GEL_WatchAdd("*0x6B1B,x","eQEP1 QFRC");
+    GEL_WatchAdd("*0x6B1C,x","eQEP1 QEPSTS");
+    GEL_WatchAdd("*0x6B1D,x","eQEP1 QCTMR");
+    GEL_WatchAdd("*0x6B1E,x","eQEP1 QCPRD");
+    GEL_WatchAdd("*0x6B1F,x","eQEP1 QCTMRLAT");
+    GEL_WatchAdd("*0x6B20,x","eQEP1 QCPRDLAT");
+}
+hotmenu eQEP2_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6B40,x","eQEP2 QPOSCNT");
+    GEL_WatchAdd("*(long *)0x6B42,x","eQEP2 QPOSINIT");
+    GEL_WatchAdd("*(long *)0x6B44,x","eQEP2 QPOSMAX");
+    GEL_WatchAdd("*(long *)0x6B46,x","eQEP2 QPOSCMP");
+    GEL_WatchAdd("*(long *)0x6B48,x","eQEP2 QPOSILAT");
+    GEL_WatchAdd("*(long *)0x6B4A,x","eQEP2 QPOSSLAT");
+    GEL_WatchAdd("*(long *)0x6B4C,x","eQEP2 QPOSLAT");
+    GEL_WatchAdd("(long *)*0x6B4E,x","eQEP2 QUTMR");
+    GEL_WatchAdd("*(long *)0x6B50,x","eQEP2 QUPRD");
+    GEL_WatchAdd("*0x6B52,x","eQEP2 QWDTMR");
+    GEL_WatchAdd("*0x6B53,x","eQEP2 QWDPRD");
+    GEL_WatchAdd("*0x6B54,x","eQEP2 QDECCTL");
+    GEL_WatchAdd("*0x6B55,x","eQEP2 QEPCTL");
+    GEL_WatchAdd("*0x6B56,x","eQEP2 QCAPCTL");
+    GEL_WatchAdd("*0x6B57,x","eQEP2 QPOSCTL");
+    GEL_WatchAdd("*0x6B58,x","eQEP2 QEINT");
+    GEL_WatchAdd("*0x6B59,x","eQEP2 QFLG");
+    GEL_WatchAdd("*0x6B5A,x","eQEP2 QCLR");
+    GEL_WatchAdd("*0x6B5B,x","eQEP2 QFRC");
+    GEL_WatchAdd("*0x6B5C,x","eQEP2 QEPSTS");
+    GEL_WatchAdd("*0x6B5D,x","eQEP2 QCTMR");
+    GEL_WatchAdd("*0x6B5E,x","eQEP2 QCPRD");
+    GEL_WatchAdd("*0x6B5F,x","eQEP2 QCTMRLAT");
+    GEL_WatchAdd("*0x6B60,x","eQEP2 QCPRDLAT");
+}
+
+
+/********************************************************************/
+/* External Interface Registers                                     */
+/********************************************************************/
+menuitem "Watch External Interface Registers";
+
+hotmenu All_External_Interface_Regs()
+{
+    GEL_WatchAdd("*(long *)0x0B20,x","XTIMING0");
+    GEL_WatchAdd("*(long *)0x0B2C,x","XTIMING6");
+    GEL_WatchAdd("*(long *)0x0B2E,x","XTIMING7");
+    GEL_WatchAdd("*(long *)0x0B34,x","XINTCNF2");
+    GEL_WatchAdd("*0x0B38,x","XBANK");
+    GEL_WatchAdd("*0x0B3A,x","XREVISION");
+    GEL_WatchAdd("*0x0B3D,x","XRESET");
+}
+
+/********************************************************************/
+/* External Interrupt Registers                                     */
+/********************************************************************/
+menuitem "Watch External Interrupt Registers";
+
+hotmenu All_XINT_Regs()
+{
+    GEL_WatchAdd("*0x7070,x","XINT1CR");
+    GEL_WatchAdd("*0x7071,x","XINT2CR");
+    GEL_WatchAdd("*0x7072,x","XINT3CR");
+    GEL_WatchAdd("*0x7073,x","XINT4CR");
+    GEL_WatchAdd("*0x7074,x","XINT5CR");
+    GEL_WatchAdd("*0x7075,x","XINT6CR");
+    GEL_WatchAdd("*0x7076,x","XINT7CR");
+    GEL_WatchAdd("*0x7077,x","XNMICR");
+    GEL_WatchAdd("*0x7078,x","XINT1CTR");
+    GEL_WatchAdd("*0x7079,x","XINT2CTR");
+    GEL_WatchAdd("*0x707F,x","XNMICTR");
+}
+hotmenu XINT_Control_Regs()
+{
+    GEL_WatchAdd("*0x7070,x","XINT1CR");
+    GEL_WatchAdd("*0x7071,x","XINT2CR");
+    GEL_WatchAdd("*0x7072,x","XINT3CR");
+    GEL_WatchAdd("*0x7073,x","XINT4CR");
+    GEL_WatchAdd("*0x7074,x","XINT5CR");
+    GEL_WatchAdd("*0x7075,x","XINT6CR");
+    GEL_WatchAdd("*0x7076,x","XINT7CR");
+    GEL_WatchAdd("*0x7077,x","XNMICR");
+}
+hotmenu XINT_Counter_Regs()
+{
+    GEL_WatchAdd("*0x7078,x","XINT1CTR");
+    GEL_WatchAdd("*0x7079,x","XINT2CTR");
+    GEL_WatchAdd("*0x707F,x","XNMICTR");
+}
+
+
+/********************************************************************/
+/* FPU Registers                                                    */
+/********************************************************************/
+menuitem "Watch FPU Registers"
+
+hotmenu All_FPU_Single_Precision_Regs()
+{
+    GEL_WatchAdd("RB");
+    GEL_WatchAdd("STF");
+    GEL_WatchAdd("R0H");
+    GEL_WatchAdd("R1H");
+    GEL_WatchAdd("R2H");
+    GEL_WatchAdd("R3H");
+    GEL_WatchAdd("R4H");
+    GEL_WatchAdd("R5H");
+    GEL_WatchAdd("R6H");
+    GEL_WatchAdd("R7H");
+}
+
+
+/********************************************************************/
+/* GPIO Registers                                                   */
+/********************************************************************/
+menuitem "Watch GPIO Registers";
+
+hotmenu All_GPIO_CONTROL_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6F80,x","GPACTRL");
+    GEL_WatchAdd("*(long *)0x6F82,x","GPAQSEL1");
+    GEL_WatchAdd("*(long *)0x6F84,x","GPAQSEL2");
+    GEL_WatchAdd("*(long *)0x6F86,x","GPAMUX1");
+    GEL_WatchAdd("*(long *)0x6F88,x","GPAMUX2");
+    GEL_WatchAdd("*(long *)0x6F8A,x","GPADIR");
+    GEL_WatchAdd("*(long *)0x6F8C,x","GPAPUD");
+
+    GEL_WatchAdd("*(long *)0x6F90,x","GPBCTRL");
+    GEL_WatchAdd("*(long *)0x6F92,x","GPBQSEL1");
+    GEL_WatchAdd("*(long *)0x6F94,x","GPBQSEL2");
+    GEL_WatchAdd("*(long *)0x6F96,x","GPBMUX1");
+    GEL_WatchAdd("*(long *)0x6F98,x","GPBMUX2");
+    GEL_WatchAdd("*(long *)0x6F9A,x","GPBDIR");
+    GEL_WatchAdd("*(long *)0x6F9C,x","GPBPUD");
+
+    GEL_WatchAdd("*(long *)0x6FA6,x","GPCMUX1");
+    GEL_WatchAdd("*(long *)0x6FA8,x","GPCMUX2");
+    GEL_WatchAdd("*(long *)0x6FAA,x","GPCDIR");
+    GEL_WatchAdd("*(long *)0x6FAC,x","GPCPUD");
+}
+hotmenu All_GPIO_DATA_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6FC0,x","GPADAT");
+    GEL_WatchAdd("*(long *)0x6FC2,x","GPASET");
+    GEL_WatchAdd("*(long *)0x6FC4,x","GPACLEAR");
+    GEL_WatchAdd("*(long *)0x6FC6,x","GPATOGGLE");
+    
+    GEL_WatchAdd("*(long *)0x6FC8,x","GPBDAT");
+    GEL_WatchAdd("*(long *)0x6FCA,x","GPBSET");
+    GEL_WatchAdd("*(long *)0x6FCC,x","GPBCLEAR");
+    GEL_WatchAdd("*(long *)0x6FCE,x","GPBTOGGLE");
+
+    GEL_WatchAdd("*(long *)0x6FD0,x","GPCDAT");
+    GEL_WatchAdd("*(long *)0x6FD2,x","GPCSET");
+    GEL_WatchAdd("*(long *)0x6FD4,x","GPCCLEAR");
+    GEL_WatchAdd("*(long *)0x6FD6,x","GPCTOGGLE");
+}
+hotmenu All_GPIO_INTERRUPT_Regs()
+{
+    GEL_WatchAdd("*0x6FE0,x","GPIOXINT1SEL");
+    GEL_WatchAdd("*0x6FE1,x","GPIOXINT2SEL");
+    GEL_WatchAdd("*0x6FE2,x","GPIOXNMISEL");
+    GEL_WatchAdd("*0x6FE3,x","GPIOXINT3SEL");
+    GEL_WatchAdd("*0x6FE4,x","GPIOXINT4SEL");
+    GEL_WatchAdd("*0x6FE5,x","GPIOXINT5SEL");
+    GEL_WatchAdd("*0x6FE6,x","GPIOXINT6SEL");
+    GEL_WatchAdd("*0x6FE7,x","GPIOXINT7SEL");
+    GEL_WatchAdd("*(long *)0x6FE8,x","GPIOLPMSEL");
+}
+hotmenu All_GPA_Registers()
+{
+    GEL_WatchAdd("*(long *)0x6F80,x","GPACTRL");
+    GEL_WatchAdd("*(long *)0x6F82,x","GPAQSEL1");
+    GEL_WatchAdd("*(long *)0x6F84,x","GPAQSEL2");
+    GEL_WatchAdd("*(long *)0x6F86,x","GPAMUX1");
+    GEL_WatchAdd("*(long *)0x6F88,x","GPAMUX2");
+    GEL_WatchAdd("*(long *)0x6F8A,x","GPADIR");
+    GEL_WatchAdd("*(long *)0x6F8C,x","GPAPUD");
+    
+    GEL_WatchAdd("*(long *)0x6FC0,x","GPADAT");
+    GEL_WatchAdd("*(long *)0x6FC2,x","GPASET");
+    GEL_WatchAdd("*(long *)0x6FC4,x","GPACLEAR");
+    GEL_WatchAdd("*(long *)0x6FC6,x","GPATOGGLE");
+}
+hotmenu All_GPB_Registers()
+{
+    GEL_WatchAdd("*(long *)0x6F90,x","GPBCTRL");
+    GEL_WatchAdd("*(long *)0x6F92,x","GPBQSEL1");
+    GEL_WatchAdd("*(long *)0x6F94,x","GPBQSEL2");
+    GEL_WatchAdd("*(long *)0x6F96,x","GPBMUX1");
+    GEL_WatchAdd("*(long *)0x6F98,x","GPBMUX2");
+    GEL_WatchAdd("*(long *)0x6F9A,x","GPBDIR");
+    GEL_WatchAdd("*(long *)0x6F9C,x","GPBPUD");
+
+    GEL_WatchAdd("*(long *)0x6FC8,x","GPBDAT");
+    GEL_WatchAdd("*(long *)0x6FCA,x","GPBSET");
+    GEL_WatchAdd("*(long *)0x6FCC,x","GPBCLEAR");
+    GEL_WatchAdd("*(long *)0x6FCE,x","GPBTOGGLE");
+}
+hotmenu All_GPC_Registers()
+{
+    GEL_WatchAdd("*(long *)0x6FA6,x","GPCMUX1");
+    GEL_WatchAdd("*(long *)0x6FA8,x","GPCMUX2");
+    GEL_WatchAdd("*(long *)0x6FAA,x","GPCDIR");
+    GEL_WatchAdd("*(long *)0x6FAC,x","GPCPUD");
+
+    GEL_WatchAdd("*(long *)0x6FC8,x","GPBDAT");
+    GEL_WatchAdd("*(long *)0x6FCA,x","GPBSET");
+    GEL_WatchAdd("*(long *)0x6FCC,x","GPBCLEAR");
+    GEL_WatchAdd("*(long *)0x6FCE,x","GPBTOGGLE");
+
+    GEL_WatchAdd("*(long *)0x6FD0,x","GPCDAT");
+    GEL_WatchAdd("*(long *)0x6FD2,x","GPCSET");
+    GEL_WatchAdd("*(long *)0x6FD4,x","GPCCLEAR");
+    GEL_WatchAdd("*(long *)0x6FD6,x","GPCTOGGLE");
+}
+
+
+/********************************************************************/
+/* Multichannel Serial Port Registers                               */
+/********************************************************************/
+menuitem "Watch McBSP Registers";
+
+hotmenu All_McBSP_A_Regs()
+{
+    GEL_WatchAdd("*0x5000,x","McBSPA DRR2");
+    GEL_WatchAdd("*0x5001,x","McBSPA DRR1");
+    GEL_WatchAdd("*0x5002,x","McBSPA DXR2");
+    GEL_WatchAdd("*0x5003,x","McBSPA DXR1");
+    GEL_WatchAdd("*0x5004,x","McBSPA SPCR2");
+    GEL_WatchAdd("*0x5005,x","McBSPA SPCR1");
+    GEL_WatchAdd("*0x5006,x","McBSPA RCR2");
+    GEL_WatchAdd("*0x5007,x","McBSPA RCR1");
+    GEL_WatchAdd("*0x5008,x","McBSPA XCR2");
+    GEL_WatchAdd("*0x5009,x","McBSPA XCR1");
+    GEL_WatchAdd("*0x500A,x","McBSPA SRGR2");
+    GEL_WatchAdd("*0x500B,x","McBSPA SRGR1");
+    GEL_WatchAdd("*0x500C,x","McBSPA MCR2");
+    GEL_WatchAdd("*0x500D,x","McBSPA MCR1");
+    GEL_WatchAdd("*0x500E,x","McBSPA RCERA");
+    GEL_WatchAdd("*0x500F,x","McBSPA RCERB");
+    GEL_WatchAdd("*0x5010,x","McBSPA XCERA");
+    GEL_WatchAdd("*0x5011,x","McBSPA XCERB");
+    GEL_WatchAdd("*0x5012,x","McBSPA PCR1");
+    GEL_WatchAdd("*0x5013,x","McBSPA RCERC");
+    GEL_WatchAdd("*0x5014,x","McBSPA RCERD");
+    GEL_WatchAdd("*0x5015,x","McBSPA XCERC");
+    GEL_WatchAdd("*0x5016,x","McBSPA XCERD");
+    GEL_WatchAdd("*0x5017,x","McBSPA RCERE");
+    GEL_WatchAdd("*0x5018,x","McBSPA RCERF");
+    GEL_WatchAdd("*0x5019,x","McBSPA XCERE");
+    GEL_WatchAdd("*0x501A,x","McBSPA XCERF");
+    GEL_WatchAdd("*0x501B,x","McBSPA RCERG");
+    GEL_WatchAdd("*0x501C,x","McBSPA RCERH");
+    GEL_WatchAdd("*0x501D,x","McBSPA XCERG");
+    GEL_WatchAdd("*0x501E,x","McBSPA XCERH");
+    GEL_WatchAdd("*0x5023,x","McBSPA MFFINT");
+    GEL_WatchAdd("*0x503F,x","McBSPA Revision");
+}
+
+hotmenu All_McBSP_B_Regs()
+{
+    GEL_WatchAdd("*0x5040,x","McBSPB DRR2");
+    GEL_WatchAdd("*0x5041,x","McBSPB DRR1");
+    GEL_WatchAdd("*0x5042,x","McBSPB DXR2");
+    GEL_WatchAdd("*0x5043,x","McBSPB DXR1");
+    GEL_WatchAdd("*0x5044,x","McBSPB SPCR2");
+    GEL_WatchAdd("*0x5045,x","McBSPB SPCR1");
+    GEL_WatchAdd("*0x5046,x","McBSPB RCR2");
+    GEL_WatchAdd("*0x5047,x","McBSPB RCR1");
+    GEL_WatchAdd("*0x5048,x","McBSPB XCR2");
+    GEL_WatchAdd("*0x5049,x","McBSPB XCR1");
+    GEL_WatchAdd("*0x504A,x","McBSPB SRGR2");
+    GEL_WatchAdd("*0x504B,x","McBSPB SRGR1");
+    GEL_WatchAdd("*0x504C,x","McBSPB MCR2");
+    GEL_WatchAdd("*0x504D,x","McBSPB MCR1");
+    GEL_WatchAdd("*0x504E,x","McBSPB RCERA");
+    GEL_WatchAdd("*0x504F,x","McBSPB RCERB");
+    GEL_WatchAdd("*0x5050,x","McBSPB XCERA");
+    GEL_WatchAdd("*0x5051,x","McBSPB XCERB");
+    GEL_WatchAdd("*0x5052,x","McBSPB PCR1");
+    GEL_WatchAdd("*0x5053,x","McBSPB RCERC");
+    GEL_WatchAdd("*0x5054,x","McBSPB RCERD");
+    GEL_WatchAdd("*0x5055,x","McBSPB XCERC");
+    GEL_WatchAdd("*0x5056,x","McBSPB XCERD");
+    GEL_WatchAdd("*0x5057,x","McBSPB RCERE");
+    GEL_WatchAdd("*0x5058,x","McBSPB RCERF");
+    GEL_WatchAdd("*0x5059,x","McBSPB XCERE");
+    GEL_WatchAdd("*0x505A,x","McBSPB XCERF");
+    GEL_WatchAdd("*0x505B,x","McBSPB RCERG");
+    GEL_WatchAdd("*0x505C,x","McBSPB RCERH");
+    GEL_WatchAdd("*0x505D,x","McBSPB XCERG");
+    GEL_WatchAdd("*0x505E,x","McBSPB XCERH");
+    GEL_WatchAdd("*0x5063,x","McBSPB MFFINT");
+    GEL_WatchAdd("*0x506F,x","McBSPB Revision");
+}
+
+
+
+/********************************************************************/
+/* I2C Registers                                                    */
+/********************************************************************/
+menuitem "Watch I2C Registers";
+
+hotmenu All_I2C_Regs()
+{
+    GEL_WatchAdd("*0x7900,x","I2COAR");
+    GEL_WatchAdd("*0x7901,x","I2CIER");
+    GEL_WatchAdd("*0x7902,x","I2CSTR");
+    GEL_WatchAdd("*0x7903,x","I2CCLKL");
+    GEL_WatchAdd("*0x7904,x","I2CCLKH");
+    GEL_WatchAdd("*0x7905,x","I2CCNT");
+    GEL_WatchAdd("*0x7906,x","I2CDRR");
+    GEL_WatchAdd("*0x7907,x","I2CSAR");
+    GEL_WatchAdd("*0x7908,x","I2CDXR");
+    GEL_WatchAdd("*0x7909,x","I2CMDR");
+    GEL_WatchAdd("*0x790A,x","I2CISRC");
+    GEL_WatchAdd("*0x790C,x","I2CPSC");
+    GEL_WatchAdd("*0x7920,x","I2CFFTX");
+    GEL_WatchAdd("*0x7921,x","I2CFFRX");
+}
+
+
+/********************************************************************/
+/* Peripheral Interrupt Expansion Registers                         */
+/********************************************************************/
+menuitem "Watch Peripheral Interrupt Expansion Registers";
+
+hotmenu All_PIE_Regs()
+{
+    GEL_WatchAdd("*0x0CE0,x","PIECTRL");
+    GEL_WatchAdd("*0x0CE1,x","PIEACK");
+    GEL_WatchAdd("*0x0CE2,x","PIEIER1");
+    GEL_WatchAdd("*0x0CE3,x","PIEIFR1");
+    GEL_WatchAdd("*0x0CE4,x","PIEIER2");
+    GEL_WatchAdd("*0x0CE5,x","PIEIFR2");
+    GEL_WatchAdd("*0x0CE6,x","PIEIER3");
+    GEL_WatchAdd("*0x0CE7,x","PIEIFR3");
+    GEL_WatchAdd("*0x0CE8,x","PIEIER4");
+    GEL_WatchAdd("*0x0CE9,x","PIEIFR4");
+    GEL_WatchAdd("*0x0CEA,x","PIEIER5");
+    GEL_WatchAdd("*0x0CEB,x","PIEIFR5");
+    GEL_WatchAdd("*0x0CEC,x","PIEIER6");
+    GEL_WatchAdd("*0x0CED,x","PIEIFR6");
+    GEL_WatchAdd("*0x0CEE,x","PIEIER7");
+    GEL_WatchAdd("*0x0CEF,x","PIEIFR7");
+    GEL_WatchAdd("*0x0CF0,x","PIEIER8");
+    GEL_WatchAdd("*0x0CF1,x","PIEIFR8");
+    GEL_WatchAdd("*0x0CF2,x","PIEIER9");
+    GEL_WatchAdd("*0x0CF3,x","PIEIFR9");
+    GEL_WatchAdd("*0x0CF4,x","PIEIER10");
+    GEL_WatchAdd("*0x0CF5,x","PIEIFR10");
+    GEL_WatchAdd("*0x0CF6,x","PIEIER11");
+    GEL_WatchAdd("*0x0CF7,x","PIEIFR11");
+    GEL_WatchAdd("*0x0CF8,x","PIEIER12");
+    GEL_WatchAdd("*0x0CF9,x","PIEIFR12");
+}
+hotmenu PIECTRL()
+{
+    GEL_WatchAdd("*0x0CE0,x","PIECTRL");
+}
+hotmenu PIEACK()
+{
+    GEL_WatchAdd("*0x0CE1,x","PIEACK");
+}
+hotmenu PIEIER1_and_PIEIFR1()
+{
+    GEL_WatchAdd("*0x0CE2,x","PIEIER1");
+    GEL_WatchAdd("*0x0CE3,x","PIEIFR1");
+}
+hotmenu PIEIER2_and_PIEIFR2()
+{
+    GEL_WatchAdd("*0x0CE4,x","PIEIER2");
+    GEL_WatchAdd("*0x0CE5,x","PIEIFR2");
+}
+hotmenu PIEIER3_and_PIEIFR3()
+{
+    GEL_WatchAdd("*0x0CE6,x","PIEIER3");
+    GEL_WatchAdd("*0x0CE7,x","PIEIFR3");
+}
+hotmenu PIEIER4_and_PIEIFR4()
+{
+    GEL_WatchAdd("*0x0CE8,x","PIEIER4");
+    GEL_WatchAdd("*0x0CE9,x","PIEIFR4");
+}
+hotmenu PIEIER5_and_PIEIFR5()
+{
+    GEL_WatchAdd("*0x0CEA,x","PIEIER5");
+    GEL_WatchAdd("*0x0CEB,x","PIEIFR5");
+}
+hotmenu PIEIER6_and_PIEIFR6()
+{
+    GEL_WatchAdd("*0x0CEC,x","PIEIER6");
+    GEL_WatchAdd("*0x0CED,x","PIEIFR6");
+}
+hotmenu PIEIER7_and_PIEIFR7()
+{
+    GEL_WatchAdd("*0x0CEE,x","PIEIER7");
+    GEL_WatchAdd("*0x0CEF,x","PIEIFR7");
+}
+hotmenu PIEIER8_and_PIEIFR8()
+{
+    GEL_WatchAdd("*0x0CF0,x","PIEIER8");
+    GEL_WatchAdd("*0x0CF1,x","PIEIFR8");
+}
+hotmenu PIEIER9_and_PIEIFR9()
+{
+    GEL_WatchAdd("*0x0CF2,x","PIEIER9");
+    GEL_WatchAdd("*0x0CF3,x","PIEIFR9");
+}
+hotmenu PIEIFR10_and_PIEIFR10()
+{
+    GEL_WatchAdd("*0x0CF4,x","PIEIER10");
+    GEL_WatchAdd("*0x0CF5,x","PIEIFR10");
+}
+hotmenu PIEIER11_and_PIEIFR11()
+{
+    GEL_WatchAdd("*0x0CF6,x","PIEIER11");
+    GEL_WatchAdd("*0x0CF7,x","PIEIFR11");
+}
+hotmenu PIEIER12_and_PIEIFR12()
+{
+    GEL_WatchAdd("*0x0CF8,x","PIEIER12");
+    GEL_WatchAdd("*0x0CF9,x","PIEIFR12");
+}
+
+
+/********************************************************************/
+/* Serial Communication Interface Registers                         */
+/********************************************************************/
+menuitem "Watch SCI Registers";
+
+hotmenu SCI_A_All_Regs()
+{
+    GEL_WatchAdd("*0x7050,x","SCICCRA");
+    GEL_WatchAdd("*0x7051,x","SCICTL1A");
+    GEL_WatchAdd("*0x7052,x","SCIHBAUDA");
+    GEL_WatchAdd("*0x7053,x","SCILBAUDA");
+    GEL_WatchAdd("*0x7054,x","SCICTL2A");
+    GEL_WatchAdd("*0x7055,x","SCIRXSTA");
+    GEL_WatchAdd("*0x7056,x","SCIRXEMUA");
+    GEL_WatchAdd("*0x7057,x","SCIRXBUFA");
+    GEL_WatchAdd("*0x7059,x","SCITXBUFA");
+    GEL_WatchAdd("*0x705A,x","SCIFFTXA");
+    GEL_WatchAdd("*0x705B,x","SCIFFRXA");
+    GEL_WatchAdd("*0x705C,x","SCIFFCTA");
+    GEL_WatchAdd("*0x705F,x","SCIPRIA");
+}
+hotmenu SCI_A_FIFO_Registers()
+{
+    GEL_WatchAdd("*0x705A,x","SCIFFTXA");
+    GEL_WatchAdd("*0x705B,x","SCIFFRXA");
+    GEL_WatchAdd("*0x705C,x","SCIFFCTA");
+}
+hotmenu SCI_B_All_Regs()
+{
+    GEL_WatchAdd("*0x7750,x","SCICCRB");
+    GEL_WatchAdd("*0x7751,x","SCICTL1B");
+    GEL_WatchAdd("*0x7752,x","SCIHBAUDB");
+    GEL_WatchAdd("*0x7753,x","SCILBAUDB");
+    GEL_WatchAdd("*0x7754,x","SCICTL2B");
+    GEL_WatchAdd("*0x7755,x","SCIRXSTB");
+    GEL_WatchAdd("*0x7756,x","SCIRXEMUB");
+    GEL_WatchAdd("*0x7757,x","SCIRXBUFB");
+    GEL_WatchAdd("*0x7759,x","SCITXBUFB");
+    GEL_WatchAdd("*0x775A,x","SCIFFTXB");
+    GEL_WatchAdd("*0x775B,x","SCIFFRXB");
+    GEL_WatchAdd("*0x775C,x","SCIFFCTB");
+    GEL_WatchAdd("*0x775F,x","SCIPRIB");
+}
+
+hotmenu SCI_B_FIFO_Registers()
+{
+    GEL_WatchAdd("*0x775A,x","SCIFFTXB");
+    GEL_WatchAdd("*0x775B,x","SCIFFRXB");
+    GEL_WatchAdd("*0x775C,x","SCIFFCTB");
+}
+hotmenu SCI_C_All_Regs()
+{
+    GEL_WatchAdd("*0x7770,x","SCICCRC");
+    GEL_WatchAdd("*0x7771,x","SCICTL1C");
+    GEL_WatchAdd("*0x7772,x","SCIHBAUDC");
+    GEL_WatchAdd("*0x7773,x","SCILBAUDC");
+    GEL_WatchAdd("*0x7774,x","SCICTL2C");
+    GEL_WatchAdd("*0x7775,x","SCIRXSTC");
+    GEL_WatchAdd("*0x7776,x","SCIRXEMUC");
+    GEL_WatchAdd("*0x7777,x","SCIRXBUFC");
+    GEL_WatchAdd("*0x7779,x","SCITXBUFC");
+    GEL_WatchAdd("*0x777A,x","SCIFFTXC");
+    GEL_WatchAdd("*0x777B,x","SCIFFRXC");
+    GEL_WatchAdd("*0x777C,x","SCIFFCTC");
+    GEL_WatchAdd("*0x777F,x","SCIPRIC");
+}
+hotmenu SCI_C_FIFO_Registers()
+{
+    GEL_WatchAdd("*0x777A,x","SCIFFTXC");
+    GEL_WatchAdd("*0x777B,x","SCIFFRXC");
+    GEL_WatchAdd("*0x777C,x","SCIFFCTC");
+}
+
+
+/********************************************************************/
+/* Serial Peripheral Interface Registers                            */
+/********************************************************************/
+menuitem "Watch SPI Registers";
+
+hotmenu SPI_A_All_Regs()
+{
+    GEL_WatchAdd("*0x7040,x","SPIA SPICCR");
+    GEL_WatchAdd("*0x7041,x","SPIA SPICTL");
+    GEL_WatchAdd("*0x7042,x","SPIA SPIST");
+    GEL_WatchAdd("*0x7044,x","SPIA SPIBRR");
+    GEL_WatchAdd("*0x7046,x","SPIA SPIEMU");
+    GEL_WatchAdd("*0x7047,x","SPIA SPIRXBUF");
+    GEL_WatchAdd("*0x7048,x","SPIA SPITXBUF");
+    GEL_WatchAdd("*0x7049,x","SPIA SPIDAT");
+    GEL_WatchAdd("*0x704A,x","SPIA SPIFFTX");
+    GEL_WatchAdd("*0x704B,x","SPIA SPIFFRX");
+    GEL_WatchAdd("*0x704C,x","SPIA SPIFFCT");
+    GEL_WatchAdd("*0x704F,x","SPIA SPIPRI");
+}
+hotmenu SPI_A_FIFO_Registers()
+{
+    GEL_WatchAdd("*0x704A,x","SPIA SPIFFTX");
+    GEL_WatchAdd("*0x704B,x","SPIA SPIFFRX");
+    GEL_WatchAdd("*0x704C,x","SPIA SPIFFCT");
+}
+
+
+/********************************************************************/
+/* Watchdog Timer Registers                                         */
+/********************************************************************/
+menuitem "Watch Watchdog Timer Registers";
+
+hotmenu All_Watchdog_Regs()
+{
+    GEL_WatchAdd("*0x7023,x","WDCNTR");
+    GEL_WatchAdd("*0x7025,x","WDKEY");
+    GEL_WatchAdd("*0x7029,x","WDCR");
+    GEL_WatchAdd("*0x7022,x","SCSR");
+}
+
+/********************************************************************/
+/*** End of file ***/

Source/External/v120/DSP2833x_common/gel/f28335.gel

@@ -0,0 +1,2960 @@
+/********************************************************************/
+/* f28335.gel                                                       */
+/* Version 3.30.2                                                   */
+/*                                                                  */
+/* This GEL file is to be used with the TMS320F28335 DSP.           */
+/* Changes may be required to support specific hardware designs.    */
+/*                                                                  */
+/* Code Composer Studio supports six reserved GEL functions that    */
+/* automatically get executed if they are defined. They are:        */
+/*                                                                  */
+/* StartUp()              - Executed whenever CCS is invoked        */
+/* OnReset()              - Executed after Debug->Reset CPU         */
+/* OnRestart()            - Executed after Debug->Restart           */
+/* OnPreFileLoaded()      - Executed before File->Load Program      */
+/* OnFileLoaded()         - Executed after File->Load Program       */
+/* OnTargetConnect()      - Executed after Debug->Connect           */
+/*                                                                  */
+/********************************************************************/
+
+StartUp()
+{
+
+/* The next line automatically loads the .gel file that comes   */
+/* with the DSP2833x Peripheral Header Files download.  To use, */
+/* uncomment, and adjust the directory path as needed.          */
+//  GEL_LoadGel("c:\\CCStudio_v3.3\\cc\\gel\\DSP2833x_Peripheral.gel");
+
+}
+
+OnReset(int nErrorCode)
+{
+    C28x_Mode();
+    Unlock_CSM();
+    ADC_Cal();
+	
+}
+
+OnRestart(int nErrorCode)
+{
+/* CCS will call OnRestart() when you do a Debug->Restart and   */
+/* after you load a new file.  Between running interrupt based  */
+/* programs, this function will clear interrupts and help keep  */
+/* the processor from going off into invalid memory.            */
+     C28x_Mode();
+     IER = 0;
+     IFR = 0;
+     ADC_Cal();
+}
+
+int TxtOutCtl=0;
+OnPreFileLoaded()
+{
+    XINTF_Enable();
+    if (TxtOutCtl==0)
+    {
+     GEL_TextOut("\nNOTES:\nGel will enable XINTFx16 during Debug only.\nEnable XINTF in code prior to use.");
+     GEL_TextOut("\nFPU Registers can be found via GEL->Watch FPU Registers."); 
+	 TxtOutCtl=1;
+    }
+}
+
+OnFileLoaded(int nErrorCode, int bSymbolsOnly)
+{
+    ADC_Cal();
+}
+
+OnTargetConnect()
+{    
+    C28x_Mode();
+    F28335_Memory_Map();            /* Initialize the CCS memory map */
+
+/* Check to see if CCS has been started-up with the DSP already */
+/* running in real-time mode.  The user can add whatever        */
+/* custom initialization stuff they want to each case.          */
+
+    if (GEL_IsInRealtimeMode())     /* Do real-time mode target initialization */
+    {
+
+    }
+    else                            /* Do stop-mode target initialization */
+    {
+        GEL_Reset();                /* Reset DSP */
+    }
+
+}
+
+
+/********************************************************************/
+/* These functions are launched by the GEL_Toolbar button plugin    */
+/********************************************************************/
+GEL_Toolbar1()
+{
+    Run_Realtime_with_Reset();
+}
+GEL_Toolbar2()
+{
+    Run_Realtime_with_Restart();
+}
+GEL_Toolbar3()
+{
+    Full_Halt();
+}
+GEL_Toolbar4()
+{
+    Full_Halt_with_Reset();
+}
+
+int GEL_Toolbar5_Toggle = 0;
+GEL_Toolbar5()
+{
+    if(GEL_Toolbar5_Toggle == 0)
+    {
+        GEL_Toolbar5_Toggle = 1;
+        GEL_OpenWindow("GEL_Buttons",1,4);
+        GEL_TextOut("Button 1: Run_Realtime_with_Reset()","GEL_Buttons",0,0);
+        GEL_TextOut("Button 2: Run_Realtime_with_Restart()","GEL_Buttons",0,1);
+        GEL_TextOut("Button 3: Full_Halt()", "GEL_Buttons",0,2);
+        GEL_TextOut("Button 4: Full_Halt_with_Reset()","GEL_Buttons",0,3);
+    }
+    else
+    {
+        GEL_Toolbar5_Toggle = 0;
+        GEL_CloseWindow("GEL_Buttons");
+    }
+}
+
+
+/********************************************************************/
+/* These functions are useful to engage/dis-enagage realtime        */
+/* emulation mode during debug.  They save the user from having to  */
+/* manually perform these steps in CCS.                             */
+/********************************************************************/
+menuitem "Realtime Emulation Control";
+
+hotmenu Run_Realtime_with_Reset()
+{
+    GEL_Reset();                /* Reset the DSP */
+    ST1 = ST1 & 0xFFFD;         /* clear DBGM bit in ST1 */
+    GEL_EnableRealtime();       /* Enable Realtime mode */
+    GEL_Run();                  /* Run the DSP */
+}
+hotmenu Run_Realtime_with_Restart()
+{
+    GEL_Restart();              /* Reset the DSP */
+    ST1 = ST1 & 0xFFFD;         /* clear DBGM bit in ST1 */
+    GEL_EnableRealtime();       /* Enable Realtime mode */
+    GEL_Run();                  /* Run the DSP */
+}
+hotmenu Full_Halt()
+{
+    GEL_DisableRealtime();      /* Disable Realtime mode */
+    GEL_Halt();                 /* Halt the DSP */
+}
+hotmenu Full_Halt_with_Reset()
+{
+    GEL_DisableRealtime();      /* Disable Realtime mode */
+    GEL_Halt();                 /* Halt the DSP */
+    GEL_Reset();                /* Reset the DSP */
+}
+
+
+/********************************************************************/
+/*                         F28335 Memory Map                        */
+/*                                                                  */
+/*   Note: M0M1MAP and VMAP signals tied high on F28335 core        */
+/*                                                                  */
+/*   0x000000 - 0x0003ff   M0 SARAM                (Prog and Data)  */
+/*   0x000400 - 0x0007ff   M1 SARAM                (Prog and Data)  */
+/*   0x000800 - 0x001fff   Peripheral Frame0 (PF0) (Data only)      */
+/*   0x004000 - 0x004fff   XINTF Zone 0            (Prog and Data)  */
+/*   0x005000 - 0x005fff   Peripheral Frame3 (PF3) (Data only)      */
+/*   0x006000 - 0x006fff   Peripheral Frame1 (PF1) (Data only)      */
+/*   0x007000 - 0x007fff   Peripheral Frame2 (PF2) (Data only)      */
+/*   0x008000 - 0x008fff   L0 SARAM                (Prog and Data)  */
+/*   0x009000 - 0x009fff   L1 SARAM                (Prog and Data)  */
+/*   0x00A000 - 0x00Afff   L2 SARAM                (Prog and Data)  */
+/*   0x00B000 - 0x00Bfff   L3 SARAM                (Prog and Data)  */
+/*   0x00C000 - 0x00Cfff   L4 SARAM                (Prog and Data)  */
+/*   0x00D000 - 0x00Dfff   L5 SARAM                (Prog and Data)  */
+/*   0x00E000 - 0x00Efff   L6 SARAM                (Prog and Data)  */
+/*   0x00F000 - 0x00Ffff   L7 SARAM                (Prog and Data)  */
+/*   0x100000 - 0x1fffff   XINTF Zone 6            (Prog and Data)  */
+/*   0x200000 - 0x2fffff   XINTF Zone 7            (Prog and Data   */
+/*   0x300000 - 0x33ffff   Flash                   (Prog and Data)  */
+/*   0x380080 - 0x380088   ADC_cal function        (Prog and Data)  */
+/*   0x380090 - 0x380090   PARTID value            (Prog and Data)  */
+/*   0x380400 - 0x3807ff   OTP                     (Prog and Data)  */
+/*   0x3f8000 - 0x3f8fff   L0 SARAM                (Prog and Data)  */
+/*   0x3f9000 - 0x3f9fff   L1 SARAM                (Prog and Data)  */
+/*   0x3fA000 - 0x3fAfff   L2 SARAM                (Prog and Data)  */
+/*   0x3fB000 - 0x3fBfff   L3 SARAM                (Prog and Data)  */
+/*   0x3fe000 - 0x3fffff   BOOT ROM                (Prog and Data)  */
+/********************************************************************/
+menuitem "Initialize Memory Map";
+
+hotmenu F28335_Memory_Map()
+{
+    GEL_MapReset();
+    GEL_MapOn();
+
+    /* Program memory map */
+    GEL_MapAdd(0x0,0,0x400,1,1);                 /* M0 SARAM        */
+    GEL_MapAdd(0x400,0,0x400,1,1);               /* M1 SARAM        */
+    GEL_MapAdd(0x4000,0,0x1000,1,1);             /* Zone 0          */
+    GEL_MapAdd(0x8000,0,0x1000,1,1);             /* L0 SARAM        */
+    GEL_MapAdd(0x9000,0,0x1000,1,1);             /* L1 SARAM        */
+    GEL_MapAdd(0xA000,0,0x1000,1,1);             /* L2 SARAM        */
+    GEL_MapAdd(0xB000,0,0x1000,1,1);             /* L3 SARAM        */
+    GEL_MapAdd(0xC000,0,0x1000,1,1);             /* L4 SARAM        */
+    GEL_MapAdd(0xD000,0,0x1000,1,1);             /* L5 SARAM        */
+    GEL_MapAdd(0xE000,0,0x1000,1,1);             /* L6 SARAM        */
+    GEL_MapAdd(0xF000,0,0x1000,1,1);             /* L7 SARAM        */
+    GEL_MapAdd(0x100000,0,0x100000,1,1);         /* Zone 6          */
+    GEL_MapAdd(0x200000,0,0x100000,1,1);         /* Zone 7          */
+    GEL_MapAdd(0x300000,0,0x40000,1,0);          /* FLASH           */
+    GEL_MapAdd(0x380080,0,0x00009,1,0);          /* ADC_cal function*/
+    GEL_MapAdd(0x380090,0,0x00001,1,0);          /* PARTID value    */
+    GEL_MapAdd(0x380400,0,0x00400,1,0);          /* OTP             */
+    GEL_MapAdd(0x3f8000,0,0x1000,1,1);           /* L0 SARAM Mirror */
+    GEL_MapAdd(0x3f9000,0,0x1000,1,1);           /* L1 SARAM Mirror */
+    GEL_MapAdd(0x3fA000,0,0x1000,1,1);           /* L2 SARAM Mirror */
+    GEL_MapAdd(0x3fb000,0,0x1000,1,1);           /* L3 SARAM Mirror */
+    GEL_MapAdd(0x3fe000,0,0x2000,1,0);           /* BOOT ROM        */
+
+    /* Data memory map */
+    GEL_MapAdd(0x000,1,0x400,1,1);               /* M0 SARAM        */
+    GEL_MapAdd(0x400,1,0x400,1,1);               /* M1 SARAM        */
+    GEL_MapAdd(0x800,1,0x1800,1,1);               /* PF0             */
+    GEL_MapAdd(0x4000,1,0x1000,1,1);             /* Zone 0          */
+    GEL_MapAdd(0x5000,1,0x1000,1,1);             /* PF3             */
+    GEL_MapAdd(0x6000,1,0x1000,1,1);             /* PF1             */
+    GEL_MapAddStr(0x7000,1,0x1000,"R|W|AS2",0);  /* PF2             */
+    GEL_MapAdd(0x8000,1,0x1000,1,1);             /* L0 SARAM        */
+    GEL_MapAdd(0x9000,1,0x1000,1,1);             /* L1 SARAM        */
+    GEL_MapAdd(0xA000,1,0x1000,1,1);             /* L2 SARAM        */
+    GEL_MapAdd(0xB000,1,0x1000,1,1);             /* L3 SARAM        */
+    GEL_MapAdd(0xC000,1,0x1000,1,1);             /* L4 SARAM        */
+    GEL_MapAdd(0xD000,1,0x1000,1,1);             /* L5 SARAM        */
+    GEL_MapAdd(0xE000,1,0x1000,1,1);             /* L6 SARAM        */
+    GEL_MapAdd(0xF000,1,0x1000,1,1);             /* L7 SARAM        */
+    GEL_MapAdd(0x100000,1,0x100000,1,1);         /* Zone 6          */
+    GEL_MapAdd(0x200000,1,0x100000,1,1);         /* Zone 7          */
+    GEL_MapAdd(0x300000,1,0x40000,1,0);          /* FLASH           */
+    GEL_MapAdd(0x380400,1,0x00400,1,0);          /* OTP             */
+    GEL_MapAdd(0x380080,1,0x00009,1,0);          /* ADC_cal function*/
+    GEL_MapAdd(0x380090,1,0x00001,1,0);          /* PARTID value    */
+    GEL_MapAdd(0x3f8000,1,0x1000,1,1);           /* L0 SARAM Mirror */
+    GEL_MapAdd(0x3f9000,1,0x1000,1,1);           /* L1 SARAM Mirror */
+    GEL_MapAdd(0x3fA000,1,0x1000,1,1);           /* L2 SARAM Mirror */
+    GEL_MapAdd(0x3fb000,1,0x1000,1,1);           /* L3 SARAM Mirror */
+    GEL_MapAdd(0x3fe000,1,0x2000,1,0);           /* BOOT ROM        */
+}
+
+
+/********************************************************************/
+/* The ESTOP0 fill functions are useful for debug.  They fill the   */
+/* RAM with software breakpoints that will trap runaway code.       */
+/********************************************************************/
+hotmenu Fill_F28335_RAM_with_ESTOP0()
+{
+    GEL_MemoryFill(0x000000,1,0x000800,0x7625);      /* Fill M0/M1  */
+    GEL_MemoryFill(0x008000,1,0x002000,0x7625);      /* Fill L0/L1  */
+    GEL_MemoryFill(0x00A000,1,0x002000,0x7625);      /* Fill L2/L3  */
+    GEL_MemoryFill(0x00C000,1,0x002000,0x7625);      /* Fill L4/L5  */
+    GEL_MemoryFill(0x00E000,1,0x002000,0x7625);      /* Fill L6/L7  */
+}
+
+
+/********************************************************************/
+menuitem "Watchdog";
+hotmenu Disable_WD()
+{
+    *0x7029 = *0x7029 | 0x0068;                /* Set the WDDIS bit */
+    *0x7025 = 0x0055;                          /* Service the WD    */
+    *0x7025 = 0x00AA;                          /*  once to be safe. */
+    GEL_TextOut("\nWatchdog Timer Disabled");
+}
+
+
+/********************************************************************/
+menuitem "Code Security Module"
+hotmenu Unlock_CSM()
+{
+    /* Perform dummy reads of the password locations */
+    XAR0 = *0x33FFF8;
+    XAR0 = *0x33FFF9;
+    XAR0 = *0x33FFFA;
+    XAR0 = *0x33FFFB;
+    XAR0 = *0x33FFFC;
+    XAR0 = *0x33FFFD;
+    XAR0 = *0x33FFFE;
+    XAR0 = *0x33FFFF;
+
+    /* Write passwords to the KEY registers.  0xFFFF's are dummy passwords.
+       User should replace them with the correct password for their DSP */
+    *0xAE0 = 0xFFFF;
+    *0xAE1 = 0xFFFF;
+    *0xAE2 = 0xFFFF;
+    *0xAE3 = 0xFFFF;
+    *0xAE4 = 0xFFFF;
+    *0xAE5 = 0xFFFF;
+    *0xAE6 = 0xFFFF;
+    *0xAE7 = 0xFFFF;
+}
+
+
+/********************************************************************/
+menuitem "Addressing Modes";
+hotmenu C28x_Mode()
+{
+    ST1 = ST1 & (~0x0100);      /*   AMODE = 0  */
+    ST1 = ST1 | 0x0200;         /* OBJMODE = 1  */
+}
+hotmenu C24x_Mode()
+{
+    ST1 = ST1 | 0x0100;         /*   AMODE = 1  */
+    ST1 = ST1 | 0x0200;         /* OBJMODE = 1  */
+}
+hotmenu C27x_Mode()
+{
+    ST1 = ST1 & (~0x0100);      /*   AMODE = 0  */
+    ST1 = ST1 & (~0x0200);      /* OBJMODE = 0  */
+}
+
+
+/********************************************************************/
+/*                            PLL Ratios                            */
+/*                                                                  */
+/* The following table describes the PLL clocking ratios (0..10)    */                            
+/*                                                                  */
+/*   Ratio        CLKIN         Description                         */
+/*   -----    --------------    ------------                        */
+/*     0      OSCCLK/2          PLL bypassed                        */
+/*     1      (OSCCLK * 1)/2    15 Mhz for 30 Mhz CLKIN             */
+/*     2      (OSCCLK * 2)/2    30 Mhz for 30 Mhz CLKIN             */
+/*     3      (OSCCLK * 3)/2    45 Mhz for 30 Mhz CLKIN             */
+/*     4      (OSCCLK * 4)/2    60 Mhz for 30 Mhz CLKIN             */
+/*     5      (OSCCLK * 5)/2    75 Mhz for 30 Mhz CLKIN             */
+/*     6      (OSCCLK * 6)/2    90 Mhz for 30 Mhz CLKIN             */
+/*     7      (OSCCLK * 7)/2    105 Mhz for 30 Mhz CLKIN            */
+/*     8      (OSCCLK * 8)/2    120 Mhz for 30 Mhz CLKIN            */
+/*     9      (OSCCLK * 9)/2    135 Mhz for 30 Mhz CLKIN            */
+/*    10      (OSCCLK * 10)/2   150 Mhz for 30 Mhz CLKIN            */
+/********************************************************************/
+menuitem "Set PLL Ratio";
+
+hotmenu Bypass()
+{
+    DIVSEL_div2();     /* DIVSEL = 1/2                      */
+    *0x7021 = 0;       /* CLKIN = OSCCLK/2, PLL is bypassed */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x1_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 1;      /* CLKIN = (OSCCLK * 1)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x2_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 2;      /* CLKIN = (OSCCLK * 2)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x3_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 3;      /* CLKIN = (OSCCLK * 3)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x4_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 4;      /* CLKIN = (OSCCLK * 4)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x5_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 5;      /* CLKIN = (OSCCLK * 5)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x6_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 6;      /* CLKIN = (OSCCLK * 6)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x7_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 7;      /* CLKIN = (OSCCLK * 7)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x8_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 8;      /* CLKIN = (OSCCLK * 8)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x9_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 9;      /* CLKIN = (OSCCLK * 9)/2 */
+    PLL_Wait();
+}
+hotmenu OSCCLK_x10_divided_by_2()
+{
+    DIVSEL_div2();    /* DIVSEL = 1/2           */
+    *0x7021 = 10;     /* CLKIN = (OSCCLK * 10)/2 */
+    PLL_Wait();
+}
+// hotmenu OSCCLK_x1_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 1;      /* CLKIN = (OSCCLK * 1)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x2_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 2;      /* CLKIN = (OSCCLK * 2)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x3_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 3;      /* CLKIN = (OSCCLK * 3)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x4_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 4;      /* CLKIN = (OSCCLK * 4)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x5_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 5;      /* CLKIN = (OSCCLK * 5)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x6_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 6;      /* CLKIN = (OSCCLK * 6)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x7_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 7;      /* CLKIN = (OSCCLK * 7)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x8_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 8;      /* CLKIN = (OSCCLK * 8)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x9_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 9;      /* CLKIN = (OSCCLK * 9)/1 */
+//     PLL_Wait();
+// }
+// hotmenu OSCCLK_x10_divided_by_1()
+// {
+//     DIVSEL_div1();    /* DIVSEL = 1/1           */
+//     *0x7021 = 10;     /* CLKIN = (OSCCLK * 10)/1 */
+//     PLL_Wait();
+// }
+
+
+
+/********************************************************************/
+/* For F2833x devices, DIVSEL is 1/4 by default.  Switch it to 1/2  */
+/********************************************************************/
+
+DIVSEL_div2()
+{
+    int temp;
+    int PLLSTS;
+
+    PLLSTS = 0x7011;
+
+    temp  = *PLLSTS; 
+    temp &=  0xFE7F;   /* Clear bits 7 & 8 */
+    temp |= 2 << 7;    /* Set bit 8        */
+    *PLLSTS = temp;    /* Switch to 1/2    */
+}
+
+
+
+/********************************************************************/
+/* For F2833x devices, DIVSEL is 1/4 by default.  Switch it to /1   */
+/********************************************************************/
+
+DIVSEL_div1()
+{
+    int temp;
+    int PLLSTS;
+
+    PLLSTS = 0x7011;
+    
+    DIVSEL_div2();     /* First switch DIVSEL to 1/2 and wait */
+    wait();  
+    temp  = *PLLSTS; 
+    temp |= 3 << 7;    /* Set bits 7 & 8   */
+    *PLLSTS = temp;    /* Switch to 1/2    */
+}
+
+wait()
+{
+    int delay = 0;
+    for (delay = 0; delay <= 5; delay ++)
+    {}
+}
+
+/********************************************************************/
+/* For F2833x devices, check the PLLOCKS bit for PLL lock.          */
+/********************************************************************/
+PLL_Wait()
+{
+    int PLLSTS;
+    int delay = 0;
+
+    PLLSTS = 0x7011;
+    
+    
+    while ( ( (unsigned int)*PLLSTS & 0x0001) != 0x0001)
+    {
+        delay++;
+        GEL_TextOut("Waiting for PLL Lock, PLLSTS = %x\n",,,,,(unsigned int)*PLLSTS);
+    }
+    GEL_TextOut("\nPLL lock complete, PLLSTS = %x\n",,,,,(unsigned int)*PLLSTS);
+}
+
+/********************************************************************/
+/* Load the ADC Calibration values from TI OTP                      */
+/********************************************************************/
+menuitem "ADC Calibration"
+hotmenu ADC_Cal()
+{
+    /* Perform dummy reads of the password locations */
+    XAR0 = *0x33FFF8;
+    XAR0 = *0x33FFF9;
+    XAR0 = *0x33FFFA;
+    XAR0 = *0x33FFFB;
+    XAR0 = *0x33FFFC;
+    XAR0 = *0x33FFFD;
+    XAR0 = *0x33FFFE;
+    XAR0 = *0x33FFFF;
+
+    
+    if(((*0x0AEF) & 0x0001) == 0)
+    {
+        XAR0 = *0x701C;
+        *0x701C |= 0x0008;  
+    	*0x711C = *0x380083;
+        *0x711D = *0x380085;
+        *0x701C = XAR0;
+	    XAR0 = 0;
+       
+    } 
+    else
+    {
+        GEL_TextOut("\nADC Calibration not complete, check if device is unlocked and recalibrate."); 
+    }
+}
+
+/********************************************************************/
+/* Enable the XINTF and configure GPIOs for XINTF function          */
+/********************************************************************/
+menuitem "XINTF Enable"
+hotmenu XINTF_Enable()
+{
+
+   /* enable XINTF clock (XTIMCLK) */
+
+   *0x7020 = 0x3700;                          
+   /* GPBMUX1: XA0-XA7, XA16, XZCS0,        */
+   /*          XZCS7, XREADY, XRNW, XWE0    */
+   /* GPAMUX2: XA17-XA19, XZCS6             */
+   /* GPCMUX2: XA8-XA15                     */         
+   /* GPCMUX1: XD0-XD15                     */
+   *(unsigned long *)0x6F96 = 0xFFFFFFC0;   /* GPBMUX1 */
+   *(unsigned long *)0x6f88 = 0xFF000000;   /* GPAMUX2 */  
+   *(unsigned long *)0x6FA8 = 0x0000AAAA;   /* GPCMUX2 */  
+   *(unsigned long *)0x6FA6 = 0xAAAAAAAA;   /* GPCMUX1 */
+
+   /* Uncomment for x32 data bus            */
+   /* GPBMUX2: XD16-XD31                    */
+// *(unsigned long *)0x6F98 = 0xFFFFFFFF;   /* GPBMUX2 */ 
+   
+   /* Zone timing.  
+   /* Each zone can be configured seperately */
+   /* Uncomment the x16 or the x32 timing    */
+   /* depending on the data bus width for    */
+   /* the zone                               */
+
+   /* x16 Timing */
+   *(unsigned long *)0x0B20 = 0x0043FFFF;    /* Zone0 */
+   *(unsigned long *)0x0B2C = 0x0043FFFF;    /* Zone6 */
+   *(unsigned long *)0x0B2E = 0x0043FFFF;    /* Zone7 */
+
+   /* x32 Timing:
+// *(unsigned long *)0x0B20 = 0x0041FFFF;    /* x32 */
+// *(unsigned long *)0x0B2C = 0x0041FFFF;    /* x32 */
+// *(unsigned long *)0x0B2E = 0x0041FFFF;    /* x32 */
+
+   
+}
+
+
+
+
+
+/********************************************************************/
+/* The below are used to display the symbolic names of the F28335   */
+/* memory mapped registers in the watch window. To view these       */
+/* registers, click on the GEL menu button in Code Composer Studio, */
+/* then select which registers or groups of registers you want to   */
+/* view. They will appear in the watch window under the Watch1 tab. */
+/********************************************************************/
+
+/* Add a space line to the GEL menu */
+menuitem "______________________________________";
+hotmenu __() {}
+
+/********************************************************************/
+/* A/D Converter Registers                                          */
+/********************************************************************/
+menuitem "Watch ADC Registers";
+
+hotmenu All_ADC_Regs()
+{
+    GEL_WatchAdd("*0x7100,x","ADCTRL1");
+    GEL_WatchAdd("*0x7101,x","ADCTRL2");
+    GEL_WatchAdd("*0x7102,x","ADCMAXCONV");
+    GEL_WatchAdd("*0x7103,x","ADCCHSELSEQ1");
+    GEL_WatchAdd("*0x7104,x","ADCCHSELSEQ2");
+    GEL_WatchAdd("*0x7105,x","ADCCHSELSEQ3");
+    GEL_WatchAdd("*0x7106,x","ADCCHSELSEQ4");
+    GEL_WatchAdd("*0x7107,x","ADCASEQSR");
+    GEL_WatchAdd("*0x7108,x","ADCRESULT0");
+    GEL_WatchAdd("*0x7109,x","ADCRESULT1");
+    GEL_WatchAdd("*0x710A,x","ADCRESULT2");
+    GEL_WatchAdd("*0x710B,x","ADCRESULT3");
+    GEL_WatchAdd("*0x710C,x","ADCRESULT4");
+    GEL_WatchAdd("*0x710D,x","ADCRESULT5");
+    GEL_WatchAdd("*0x710E,x","ADCRESULT6");
+    GEL_WatchAdd("*0x710F,x","ADCRESULT7");
+    GEL_WatchAdd("*0x7110,x","ADCRESULT8");
+    GEL_WatchAdd("*0x7111,x","ADCRESULT9");
+    GEL_WatchAdd("*0x7112,x","ADCRESULT10");
+    GEL_WatchAdd("*0x7113,x","ADCRESULT11");
+    GEL_WatchAdd("*0x7114,x","ADCRESULT12");
+    GEL_WatchAdd("*0x7115,x","ADCRESULT13");
+    GEL_WatchAdd("*0x7116,x","ADCRESULT14");
+    GEL_WatchAdd("*0x7117,x","ADCRESULT15");
+    GEL_WatchAdd("*0x7118,x","ADCTRL3");
+    GEL_WatchAdd("*0x7119,x","ADCST");
+    GEL_WatchAdd("*0x711C,x","ADCREFSEL");
+    GEL_WatchAdd("*0x711D,x","ADCOFFTRIM");
+
+    GEL_WatchAdd("*0x0B00,x","ADCRESULT0 Mirror");
+    GEL_WatchAdd("*0x0B01,x","ADCRESULT1 Mirror");
+    GEL_WatchAdd("*0x0B02,x","ADCRESULT2 Mirror");
+    GEL_WatchAdd("*0x0B03,x","ADCRESULT3 Mirror");
+    GEL_WatchAdd("*0x0B04,x","ADCRESULT4 Mirror");
+    GEL_WatchAdd("*0x0B05,x","ADCRESULT5 Mirror");
+    GEL_WatchAdd("*0x0B06,x","ADCRESULT6 Mirror");
+    GEL_WatchAdd("*0x0B07,x","ADCRESULT7 Mirror");
+    GEL_WatchAdd("*0x0B08,x","ADCRESULT8 Mirror");
+    GEL_WatchAdd("*0x0B09,x","ADCRESULT9 Mirror");
+    GEL_WatchAdd("*0x0B0A,x","ADCRESULT10 Mirror");
+    GEL_WatchAdd("*0x0B0B,x","ADCRESULT11 Mirror");
+    GEL_WatchAdd("*0x0B0C,x","ADCRESULT12 Mirror");
+    GEL_WatchAdd("*0x0B0D,x","ADCRESULT13 Mirror");
+    GEL_WatchAdd("*0x0B0E,x","ADCRESULT14 Mirror");
+    GEL_WatchAdd("*0x0B0F,x","ADCRESULT15 Mirror");
+}
+hotmenu ADC_Control_Regs()
+{
+    GEL_WatchAdd("*0x7100,x","ADCTRL1");
+    GEL_WatchAdd("*0x7101,x","ADCTRL2");
+    GEL_WatchAdd("*0x7102,x","ADCMAXCONV");
+    GEL_WatchAdd("*0x7107,x","ADCASEQSR");
+    GEL_WatchAdd("*0x7118,x","ADCTRL3");
+    GEL_WatchAdd("*0x7119,x","ADCST");
+    GEL_WatchAdd("*0x711C,x","ADCREFSEL");
+    GEL_WatchAdd("*0x711D,x","ADCOFFTRIM");
+}
+hotmenu ADCCHSELSEQx_Regs()
+{
+    GEL_WatchAdd("*0x7103,x","ADCCHSELSEQ1");
+    GEL_WatchAdd("*0x7104,x","ADCCHSELSEQ2");
+    GEL_WatchAdd("*0x7105,x","ADCCHSELSEQ3");
+    GEL_WatchAdd("*0x7106,x","ADCCHSELSEQ4");
+}
+hotmenu ADCRESULT_0_to_7()
+{
+    GEL_WatchAdd("*0x7108,x","ADCRESULT0");
+    GEL_WatchAdd("*0x7109,x","ADCRESULT1");
+    GEL_WatchAdd("*0x710A,x","ADCRESULT2");
+    GEL_WatchAdd("*0x710B,x","ADCRESULT3");
+    GEL_WatchAdd("*0x710C,x","ADCRESULT4");
+    GEL_WatchAdd("*0x710D,x","ADCRESULT5");
+    GEL_WatchAdd("*0x710E,x","ADCRESULT6");
+    GEL_WatchAdd("*0x710F,x","ADCRESULT7");
+}
+hotmenu ADCRESULT_8_to_15()
+{
+    GEL_WatchAdd("*0x7110,x","ADCRESULT8");
+    GEL_WatchAdd("*0x7111,x","ADCRESULT9");
+    GEL_WatchAdd("*0x7112,x","ADCRESULT10");
+    GEL_WatchAdd("*0x7113,x","ADCRESULT11");
+    GEL_WatchAdd("*0x7114,x","ADCRESULT12");
+    GEL_WatchAdd("*0x7115,x","ADCRESULT13");
+    GEL_WatchAdd("*0x7116,x","ADCRESULT14");
+    GEL_WatchAdd("*0x7117,x","ADCRESULT15");
+}
+hotmenu ADCRESULT_Mirror_0_to_7()
+{
+    GEL_WatchAdd("*0x0B00,x","ADCRESULT0 Mirror");
+    GEL_WatchAdd("*0x0B01,x","ADCRESULT1 Mirror");
+    GEL_WatchAdd("*0x0B02,x","ADCRESULT2 Mirror");
+    GEL_WatchAdd("*0x0B03,x","ADCRESULT3 Mirror");
+    GEL_WatchAdd("*0x0B04,x","ADCRESULT4 Mirror");
+    GEL_WatchAdd("*0x0B05,x","ADCRESULT5 Mirror");
+    GEL_WatchAdd("*0x0B06,x","ADCRESULT6 Mirror");
+    GEL_WatchAdd("*0x0B07,x","ADCRESULT7 Mirror");
+}
+hotmenu ADCRESULT_Mirror_8_to_15()
+{
+    GEL_WatchAdd("*0x0B08,x","ADCRESULT8 Mirror");
+    GEL_WatchAdd("*0x0B09,x","ADCRESULT9 Mirror");
+    GEL_WatchAdd("*0x0B0A,x","ADCRESULT10 Mirror");
+    GEL_WatchAdd("*0x0B0B,x","ADCRESULT11 Mirror");
+    GEL_WatchAdd("*0x0B0C,x","ADCRESULT12 Mirror");
+    GEL_WatchAdd("*0x0B0D,x","ADCRESULT13 Mirror");
+    GEL_WatchAdd("*0x0B0E,x","ADCRESULT14 Mirror");
+    GEL_WatchAdd("*0x0B0F,x","ADCRESULT15 Mirror");
+}
+
+
+/********************************************************************/
+/* Clocking and Low-Power Registers                                 */
+/********************************************************************/
+menuitem "Watch Clocking and Low-Power Registers";
+
+hotmenu All_Clocking_and_Low_Power_Regs()
+{
+    GEL_WatchAdd("*0x7010,x","XCLK");
+    GEL_WatchAdd("*0x7011,x","PLLSTS");
+    GEL_WatchAdd("*0x701A,x","HISPCP");
+    GEL_WatchAdd("*0x701B,x","LOSPCP");
+    GEL_WatchAdd("*0x701C,x","PCLKCR0");
+    GEL_WatchAdd("*0x701D,x","PCLKCR1");
+    GEL_WatchAdd("*0x701E,x","LPMCR0");
+    GEL_WatchAdd("*0x7020,x","PCLKCR3");
+    GEL_WatchAdd("*0x7021,x","PLLCR");
+}
+
+
+/********************************************************************/
+/* Code Security Module Registers                                   */
+/********************************************************************/
+menuitem "Watch Code Security Module Registers";
+
+hotmenu CSMSCR()
+{
+    GEL_WatchAdd("*0x0AEF,x","CSMSCR");
+    GEL_WatchAdd("(*0x0AEF>>15)&1,d"," FORCESEC bit");
+    GEL_WatchAdd("(*0x0AEF)&1,d","     SECURE bit");
+}
+hotmenu PWL_Locations()
+{
+    GEL_WatchAdd("*0x33FFF8,x","PWL0");
+    GEL_WatchAdd("*0x33FFF9,x","PWL1");
+    GEL_WatchAdd("*0x33FFFA,x","PWL2");
+    GEL_WatchAdd("*0x33FFFB,x","PWL3");
+    GEL_WatchAdd("*0x33FFFC,x","PWL4");
+    GEL_WatchAdd("*0x33FFFD,x","PWL5");
+    GEL_WatchAdd("*0x33FFFE,x","PWL6");
+    GEL_WatchAdd("*0x33FFFF,x","PWL7");
+}
+
+
+/********************************************************************/
+/* CPU Timer Registers                                              */
+/********************************************************************/
+menuitem "Watch CPU Timer Registers";
+
+hotmenu All_CPU_Timer0_Regs()
+{
+    GEL_WatchAdd("*0x0C00,x","TIMER0TIM");
+    GEL_WatchAdd("*0x0C01,x","TIMER0TIMH");
+    GEL_WatchAdd("*0x0C02,x","TIMER0PRD");
+    GEL_WatchAdd("*0x0C03,x","TIMER0PRDH");
+    GEL_WatchAdd("*0x0C04,x","TIMER0TCR");
+    GEL_WatchAdd("*0x0C06,x","TIMER0TPR");
+    GEL_WatchAdd("*0x0C07,x","TIMER0TPRH");
+}
+hotmenu All_CPU_Timer1_Regs()
+{
+    GEL_WatchAdd("*0x0C08,x","TIMER1TIM");
+    GEL_WatchAdd("*0x0C09,x","TIMER1TIMH");
+    GEL_WatchAdd("*0x0C0A,x","TIMER1PRD");
+    GEL_WatchAdd("*0x0C0B,x","TIMER1PRDH");
+    GEL_WatchAdd("*0x0C0C,x","TIMER1TCR");
+    GEL_WatchAdd("*0x0C0E,x","TIMER1TPR");
+    GEL_WatchAdd("*0x0C0F,x","TIMER1TPRH");
+}
+hotmenu All_CPU_Timer2_Regs()
+{
+    GEL_WatchAdd("*0x0C10,x","TIMER2TIM");
+    GEL_WatchAdd("*0x0C11,x","TIMER2TIMH");
+    GEL_WatchAdd("*0x0C12,x","TIMER2PRD");
+    GEL_WatchAdd("*0x0C13,x","TIMER2PRDH");
+    GEL_WatchAdd("*0x0C14,x","TIMER2TCR");
+    GEL_WatchAdd("*0x0C16,x","TIMER2TPR");
+    GEL_WatchAdd("*0x0C17,x","TIMER2TPRH");
+}
+
+
+/********************************************************************/
+/* Device Emulation Registers                                       */
+/********************************************************************/
+menuitem "Watch Device Emulation Registers";
+
+hotmenu All_Emulation_Regs()
+{
+    GEL_WatchAdd("*(long *)0x0880,x","DEVICECNF");
+    GEL_WatchAdd("*0x0882,x","CLASSID");
+    GEL_WatchAdd("*0x0883,x","REVID");
+    GEL_WatchAdd("*0x0884,x","PROTSTART");
+    GEL_WatchAdd("*0x0885,x","PROTRANGE");
+    GEL_WatchAdd("*0x380090,x","PARTID");    
+}
+/********************************************************************/
+/* DMA Registers                                                    */
+/********************************************************************/
+menuitem "Watch DMA Registers";
+
+hotmenu All_DMA_Regs()
+{
+    GEL_WatchAdd("*0x1000,x","DMACTRL");
+    GEL_WatchAdd("*0x1001,x","DEBUGCTRL");
+    GEL_WatchAdd("*0x1002,x","REVISION");
+    GEL_WatchAdd("*0x1004,x","PRIORITYCTRL1");
+    GEL_WatchAdd("*0x1006,x","PRIORITYSTAT");
+
+    GEL_WatchAdd("*0x1020,x","DMA Ch1 MODE");
+    GEL_WatchAdd("*0x1021,x","DMA Ch1 CONTROL");
+    GEL_WatchAdd("*0x1022,x","DMA Ch1 BURST_SIZE");
+    GEL_WatchAdd("*0x1023,x","DMA Ch1 BURST_COUNT");
+    GEL_WatchAdd("*0x1024,x","DMA Ch1 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1025,x","DMA Ch1 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1026,x","DMA Ch1 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1027,x","DMA Ch1 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1028,x","DMA Ch1 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1029,x","DMA Ch1 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x102A,x","DMA Ch1 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x102B,x","DMA Ch1 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x102C,x","DMA Ch1 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x102D,x","DMA Ch1 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x102E,x","DMA Ch1 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x102F,x","DMA Ch1 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1030,x","DMA Ch1 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1032,x","DMA Ch1 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1034,x","DMA Ch1 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1036,x","DMA Ch1 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1038,x","DMA Ch1 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x103A,x","DMA Ch1 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x103C,x","DMA Ch1 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x103E,x","DMA Ch1 DST_ADDR_ACTIVE");
+
+    GEL_WatchAdd("*0x1040,x","DMA Ch2 MODE");
+    GEL_WatchAdd("*0x1041,x","DMA Ch2 CONTROL");
+    GEL_WatchAdd("*0x1042,x","DMA Ch2 BURST_SIZE");
+    GEL_WatchAdd("*0x1043,x","DMA Ch2 BURST_COUNT");
+    GEL_WatchAdd("*0x1044,x","DMA Ch2 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1045,x","DMA Ch2 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1046,x","DMA Ch2 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1047,x","DMA Ch2 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1048,x","DMA Ch2 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1049,x","DMA Ch2 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x104A,x","DMA Ch2 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x104B,x","DMA Ch2 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x104C,x","DMA Ch2 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x104D,x","DMA Ch2 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x104E,x","DMA Ch2 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x104F,x","DMA Ch2 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1050,x","DMA Ch2 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1052,x","DMA Ch2 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1054,x","DMA Ch2 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1056,x","DMA Ch2 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1058,x","DMA Ch2 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x105A,x","DMA Ch2 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x105C,x","DMA Ch2 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x105E,x","DMA Ch2 DST_ADDR_ACTIVE");
+
+    GEL_WatchAdd("*0x1060,x","DMA Ch3 MODE");
+    GEL_WatchAdd("*0x1061,x","DMA Ch3 CONTROL");
+    GEL_WatchAdd("*0x1062,x","DMA Ch3 BURST_SIZE");
+    GEL_WatchAdd("*0x1063,x","DMA Ch3 BURST_COUNT");
+    GEL_WatchAdd("*0x1064,x","DMA Ch3 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1065,x","DMA Ch3 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1066,x","DMA Ch3 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1067,x","DMA Ch3 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1068,x","DMA Ch3 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1069,x","DMA Ch3 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x106A,x","DMA Ch3 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x106B,x","DMA Ch3 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x106C,x","DMA Ch3 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x106D,x","DMA Ch3 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x106E,x","DMA Ch3 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x106F,x","DMA Ch3 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1070,x","DMA Ch3 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1072,x","DMA Ch3 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1074,x","DMA Ch3 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1076,x","DMA Ch3 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1078,x","DMA Ch3 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x107A,x","DMA Ch3 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x107C,x","DMA Ch3 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x107E,x","DMA Ch3 DST_ADDR_ACTIVE");
+
+    GEL_WatchAdd("*0x1080,x","DMA Ch4 MODE");
+    GEL_WatchAdd("*0x1081,x","DMA Ch4 CONTROL");
+    GEL_WatchAdd("*0x1082,x","DMA Ch4 BURST_SIZE");
+    GEL_WatchAdd("*0x1083,x","DMA Ch4 BURST_COUNT");
+    GEL_WatchAdd("*0x1084,x","DMA Ch4 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1085,x","DMA Ch4 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1086,x","DMA Ch4 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1087,x","DMA Ch4 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1088,x","DMA Ch4 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1089,x","DMA Ch4 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x108A,x","DMA Ch4 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x108B,x","DMA Ch4 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x108C,x","DMA Ch4 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x108D,x","DMA Ch4 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x108E,x","DMA Ch4 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x108F,x","DMA Ch4 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1090,x","DMA Ch4 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1092,x","DMA Ch4 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1094,x","DMA Ch4 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1096,x","DMA Ch4 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1098,x","DMA Ch4 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x109A,x","DMA Ch4 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x109C,x","DMA Ch4 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x109E,x","DMA Ch4 DST_ADDR_ACTIVE");
+
+    GEL_WatchAdd("*0x10A0,x","DMA Ch5 MODE");
+    GEL_WatchAdd("*0x10A1,x","DMA Ch5 CONTROL");
+    GEL_WatchAdd("*0x10A2,x","DMA Ch5 BURST_SIZE");
+    GEL_WatchAdd("*0x10A3,x","DMA Ch5 BURST_COUNT");
+    GEL_WatchAdd("*0x10A4,x","DMA Ch5 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x10A5,x","DMA Ch5 DST_BURST_STEP");
+    GEL_WatchAdd("*0x10A6,x","DMA Ch5 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x10A7,x","DMA Ch5 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x10A8,x","DMA Ch5 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10A9,x","DMA Ch5 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10AA,x","DMA Ch5 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x10AB,x","DMA Ch5 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x10AC,x","DMA Ch5 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x10AD,x","DMA Ch5 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x10AE,x","DMA Ch5 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x10AF,x","DMA Ch5 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x10B0,x","DMA Ch5 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10B2,x","DMA Ch5 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10B4,x","DMA Ch5 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10B6,x","DMA Ch5 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10B8,x","DMA Ch5 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10BA,x","DMA Ch5 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10BC,x","DMA Ch5 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10BE,x","DMA Ch5 DST_ADDR_ACTIVE");
+
+    GEL_WatchAdd("*0x10C0,x","DMA Ch6 MODE");
+    GEL_WatchAdd("*0x10C1,x","DMA Ch6 CONTROL");
+    GEL_WatchAdd("*0x10C2,x","DMA Ch6 BURST_SIZE");
+    GEL_WatchAdd("*0x10C3,x","DMA Ch6 BURST_COUNT");
+    GEL_WatchAdd("*0x10C4,x","DMA Ch6 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x10C5,x","DMA Ch6 DST_BURST_STEP");
+    GEL_WatchAdd("*0x10C6,x","DMA Ch6 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x10C7,x","DMA Ch6 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x10C8,x","DMA Ch6 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10C9,x","DMA Ch6 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10CA,x","DMA Ch6 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x10CB,x","DMA Ch6 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x10CC,x","DMA Ch6 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x10CD,x","DMA Ch6 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x10CE,x","DMA Ch6 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x10CF,x","DMA Ch6 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x10D0,x","DMA Ch6 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10D2,x","DMA Ch6 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10D4,x","DMA Ch6 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10D6,x","DMA Ch6 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10D8,x","DMA Ch6 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10DA,x","DMA Ch6 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10DC,x","DMA Ch6 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10DE,x","DMA Ch6 DST_ADDR_ACTIVE");
+
+
+}
+hotmenu DMA_Channel_1_regs()
+{
+    GEL_WatchAdd("*0x1020,x","DMA Ch1 MODE");
+    GEL_WatchAdd("*0x1021,x","DMA Ch1 CONTROL");
+    GEL_WatchAdd("*0x1022,x","DMA Ch1 BURST_SIZE");
+    GEL_WatchAdd("*0x1023,x","DMA Ch1 BURST_COUNT");
+    GEL_WatchAdd("*0x1024,x","DMA Ch1 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1025,x","DMA Ch1 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1026,x","DMA Ch1 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1027,x","DMA Ch1 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1028,x","DMA Ch1 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1029,x","DMA Ch1 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x102A,x","DMA Ch1 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x102B,x","DMA Ch1 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x102C,x","DMA Ch1 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x102D,x","DMA Ch1 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x102E,x","DMA Ch1 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x102F,x","DMA Ch1 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1030,x","DMA Ch1 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1032,x","DMA Ch1 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1034,x","DMA Ch1 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1036,x","DMA Ch1 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1038,x","DMA Ch1 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x103A,x","DMA Ch1 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x103C,x","DMA Ch1 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x103E,x","DMA Ch1 DST_ADDR_ACTIVE");
+}
+
+hotmenu DMA_Channel_2_regs()
+{
+    GEL_WatchAdd("*0x1040,x","DMA Ch2 MODE");
+    GEL_WatchAdd("*0x1041,x","DMA Ch2 CONTROL");
+    GEL_WatchAdd("*0x1042,x","DMA Ch2 BURST_SIZE");
+    GEL_WatchAdd("*0x1043,x","DMA Ch2 BURST_COUNT");
+    GEL_WatchAdd("*0x1044,x","DMA Ch2 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1045,x","DMA Ch2 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1046,x","DMA Ch2 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1047,x","DMA Ch2 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1048,x","DMA Ch2 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1049,x","DMA Ch2 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x104A,x","DMA Ch2 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x104B,x","DMA Ch2 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x104C,x","DMA Ch2 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x104D,x","DMA Ch2 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x104E,x","DMA Ch2 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x104F,x","DMA Ch2 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1050,x","DMA Ch2 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1052,x","DMA Ch2 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1054,x","DMA Ch2 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1056,x","DMA Ch2 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1058,x","DMA Ch2 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x105A,x","DMA Ch2 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x105C,x","DMA Ch2 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x105E,x","DMA Ch2 DST_ADDR_ACTIVE");
+}
+hotmenu DMA_Channel_3_regs()
+{
+    GEL_WatchAdd("*0x1060,x","DMA Ch3 MODE");
+    GEL_WatchAdd("*0x1061,x","DMA Ch3 CONTROL");
+    GEL_WatchAdd("*0x1062,x","DMA Ch3 BURST_SIZE");
+    GEL_WatchAdd("*0x1063,x","DMA Ch3 BURST_COUNT");
+    GEL_WatchAdd("*0x1064,x","DMA Ch3 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1065,x","DMA Ch3 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1066,x","DMA Ch3 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1067,x","DMA Ch3 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1068,x","DMA Ch3 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1069,x","DMA Ch3 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x106A,x","DMA Ch3 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x106B,x","DMA Ch3 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x106C,x","DMA Ch3 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x106D,x","DMA Ch3 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x106E,x","DMA Ch3 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x106F,x","DMA Ch3 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1070,x","DMA Ch3 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1072,x","DMA Ch3 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1074,x","DMA Ch3 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1076,x","DMA Ch3 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1078,x","DMA Ch3 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x107A,x","DMA Ch3 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x107C,x","DMA Ch3 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x107E,x","DMA Ch3 DST_ADDR_ACTIVE");
+}
+hotmenu DMA_Channel_4_regs()
+{
+    GEL_WatchAdd("*0x1080,x","DMA Ch4 MODE");
+    GEL_WatchAdd("*0x1081,x","DMA Ch4 CONTROL");
+    GEL_WatchAdd("*0x1082,x","DMA Ch4 BURST_SIZE");
+    GEL_WatchAdd("*0x1083,x","DMA Ch4 BURST_COUNT");
+    GEL_WatchAdd("*0x1084,x","DMA Ch4 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x1085,x","DMA Ch4 DST_BURST_STEP");
+    GEL_WatchAdd("*0x1086,x","DMA Ch4 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x1087,x","DMA Ch4 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x1088,x","DMA Ch4 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x1089,x","DMA Ch4 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x108A,x","DMA Ch4 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x108B,x","DMA Ch4 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x108C,x","DMA Ch4 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x108D,x","DMA Ch4 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x108E,x","DMA Ch4 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x108F,x","DMA Ch4 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x1090,x","DMA Ch4 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1092,x","DMA Ch4 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x1094,x","DMA Ch4 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1096,x","DMA Ch4 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x1098,x","DMA Ch4 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x109A,x","DMA Ch4 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x109C,x","DMA Ch4 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x109E,x","DMA Ch4 DST_ADDR_ACTIVE");
+}
+hotmenu DMA_Channel_5_regs()
+{
+    GEL_WatchAdd("*0x10A0,x","DMA Ch5 MODE");
+    GEL_WatchAdd("*0x10A1,x","DMA Ch5 CONTROL");
+    GEL_WatchAdd("*0x10A2,x","DMA Ch5 BURST_SIZE");
+    GEL_WatchAdd("*0x10A3,x","DMA Ch5 BURST_COUNT");
+    GEL_WatchAdd("*0x10A4,x","DMA Ch5 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x10A5,x","DMA Ch5 DST_BURST_STEP");
+    GEL_WatchAdd("*0x10A6,x","DMA Ch5 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x10A7,x","DMA Ch5 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x10A8,x","DMA Ch5 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10A9,x","DMA Ch5 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10AA,x","DMA Ch5 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x10AB,x","DMA Ch5 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x10AC,x","DMA Ch5 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x10AD,x","DMA Ch5 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x10AE,x","DMA Ch5 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x10AF,x","DMA Ch5 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x10B0,x","DMA Ch5 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10B2,x","DMA Ch5 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10B4,x","DMA Ch5 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10B6,x","DMA Ch5 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10B8,x","DMA Ch5 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10BA,x","DMA Ch5 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10BC,x","DMA Ch5 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10BE,x","DMA Ch5 DST_ADDR_ACTIVE");
+}
+hotmenu DMA_Channel_6_regs()
+{
+    GEL_WatchAdd("*0x10C0,x","DMA Ch6 MODE");
+    GEL_WatchAdd("*0x10C1,x","DMA Ch6 CONTROL");
+    GEL_WatchAdd("*0x10C2,x","DMA Ch6 BURST_SIZE");
+    GEL_WatchAdd("*0x10C3,x","DMA Ch6 BURST_COUNT");
+    GEL_WatchAdd("*0x10C4,x","DMA Ch6 SRC_BURST_STEP");
+    GEL_WatchAdd("*0x10C5,x","DMA Ch6 DST_BURST_STEP");
+    GEL_WatchAdd("*0x10C6,x","DMA Ch6 TRANSFER_SIZE");
+    GEL_WatchAdd("*0x10C7,x","DMA Ch6 TRANSFER_COUNT");
+    GEL_WatchAdd("*0x10C8,x","DMA Ch6 SRC_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10C9,x","DMA Ch6 DST_TRANSFER_STEP");
+    GEL_WatchAdd("*0x10CA,x","DMA Ch6 SRC_WRAP_SIZE");
+    GEL_WatchAdd("*0x10CB,x","DMA Ch6 SRC_WRAP_COUNT");
+    GEL_WatchAdd("*0x10CC,x","DMA Ch6 SRC_WRAP_STEP");
+    GEL_WatchAdd("*0x10CD,x","DMA Ch6 DST_WRAP_SIZE");
+    GEL_WatchAdd("*0x10CE,x","DMA Ch6 DST_WRAP_COUNT");
+    GEL_WatchAdd("*0x10CF,x","DMA Ch6 DST_WRAP_STEP");
+    GEL_WatchAdd("*(long *)0x10D0,x","DMA Ch6 SRC_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10D2,x","DMA Ch6 SRC_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10D4,x","DMA Ch6 SRC_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10D6,x","DMA Ch6 SRC_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10D8,x","DMA Ch6 DST_BEG_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10DA,x","DMA Ch6 DST_ADDR_SHDW");
+    GEL_WatchAdd("*(long *)0x10DC,x","DMA Ch6 DST_BEG_ADDR_ACTIVE");
+    GEL_WatchAdd("*(long *)0x10DE,x","DMA Ch6 DST_ADDR_ACTIVE");
+}
+
+/********************************************************************/
+/* eCAN Registers                                                   */
+/********************************************************************/
+menuitem "Watch eCAN Registers";
+
+hotmenu eCAN_A_Global_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6000,x","eCANA CANME");
+    GEL_WatchAdd("*(long *)0x6002,x","eCANA CANMD");
+    GEL_WatchAdd("*(long *)0x6004,x","eCANA CANTRS");
+    GEL_WatchAdd("*(long *)0x6006,x","eCANA CANTRR");
+    GEL_WatchAdd("*(long *)0x6008,x","eCANA CANTA");
+    GEL_WatchAdd("*(long *)0x600A,x","eCANA CANAA");
+    GEL_WatchAdd("*(long *)0x600C,x","eCANA CANRMP");
+    GEL_WatchAdd("*(long *)0x600E,x","eCANA CANRML");
+    GEL_WatchAdd("*(long *)0x6010,x","eCANA CANRFP");
+    GEL_WatchAdd("*(long *)0x6014,x","eCANA CANMC");
+    GEL_WatchAdd("*(long *)0x6016,x","eCANA CANBTC");
+    GEL_WatchAdd("*(long *)0x6018,x","eCANA CANES");
+    GEL_WatchAdd("*(long *)0x601A,x","eCANA CANTEC");
+    GEL_WatchAdd("*(long *)0x601C,x","eCANA CANREC");
+    GEL_WatchAdd("*(long *)0x601E,x","eCANA CANGIF0");
+    GEL_WatchAdd("*(long *)0x6020,x","eCANA CANGIM");
+    GEL_WatchAdd("*(long *)0x6022,x","eCANA CANGIF1");
+    GEL_WatchAdd("*(long *)0x6024,x","eCANA CANMIM");
+    GEL_WatchAdd("*(long *)0x6026,x","eCANA CANMIL");
+    GEL_WatchAdd("*(long *)0x6028,x","eCANA CANOPC");
+    GEL_WatchAdd("*(long *)0x602A,x","eCANA CANTIOC");
+    GEL_WatchAdd("*(long *)0x602C,x","eCANA CANRIOC");
+    GEL_WatchAdd("*(long *)0x602E,x","eCANA CANLNT");
+    GEL_WatchAdd("*(long *)0x6030,x","eCANA CANTOC");
+    GEL_WatchAdd("*(long *)0x6032,x","eCANA CANTOS");
+}
+hotmenu eCAN_A_Mailbox_0_to_1_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6040,x","eCANA LAM0");
+    GEL_WatchAdd("*(long *)0x6080,x","eCANA MOTS0");
+    GEL_WatchAdd("*(long *)0x60C0,x","eCANA MOTO0");
+    GEL_WatchAdd("*(long *)0x6100,x","eCANA MID0");
+    GEL_WatchAdd("*(long *)0x6102,x","eCANA MCF0");
+    GEL_WatchAdd("*(long *)0x6104,x","eCANA MDL0");
+    GEL_WatchAdd("*(long *)0x6106,x","eCANA MDH0");
+    
+    GEL_WatchAdd("*(long *)0x6042,x","eCANA LAM1");
+    GEL_WatchAdd("*(long *)0x6082,x","eCANA MOTS1");
+    GEL_WatchAdd("*(long *)0x60C2,x","eCANA MOTO1");
+    GEL_WatchAdd("*(long *)0x6108,x","eCANA MID1");
+    GEL_WatchAdd("*(long *)0x610A,x","eCANA MCF1");
+    GEL_WatchAdd("*(long *)0x610C,x","eCANA MDL1");
+    GEL_WatchAdd("*(long *)0x610E,x","eCANA MDH1");
+}
+hotmenu eCAN_A_Mailbox_2_to_3_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6044,x","eCANA LAM2");
+    GEL_WatchAdd("*(long *)0x6084,x","eCANA MOTS2");
+    GEL_WatchAdd("*(long *)0x60C4,x","eCANA MOTO2");
+    GEL_WatchAdd("*(long *)0x6110,x","eCANA MID2");
+    GEL_WatchAdd("*(long *)0x6112,x","eCANA MCF2");
+    GEL_WatchAdd("*(long *)0x6114,x","eCANA MDL2");
+    GEL_WatchAdd("*(long *)0x6116,x","eCANA MDH2");
+
+    GEL_WatchAdd("*(long *)0x6046,x","eCANA LAM3");
+    GEL_WatchAdd("*(long *)0x6086,x","eCANA MOTS3");
+    GEL_WatchAdd("*(long *)0x60C6,x","eCANA MOTO3");
+    GEL_WatchAdd("*(long *)0x6118,x","eCANA MID3");
+    GEL_WatchAdd("*(long *)0x611A,x","eCANA MCF3");
+    GEL_WatchAdd("*(long *)0x611C,x","eCANA MDL3");
+    GEL_WatchAdd("*(long *)0x611E,x","eCANA MDH3");
+}
+hotmenu eCAN_A_Mailbox_4_to_5_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6048,x","eCANA LAM4");
+    GEL_WatchAdd("*(long *)0x6088,x","eCANA MOTS4");
+    GEL_WatchAdd("*(long *)0x60C8,x","eCANA MOTO4");
+    GEL_WatchAdd("*(long *)0x6120,x","eCANA MID4");
+    GEL_WatchAdd("*(long *)0x6122,x","eCANA MCF4");
+    GEL_WatchAdd("*(long *)0x6124,x","eCANA MDL4");
+    GEL_WatchAdd("*(long *)0x6126,x","eCANA MDH4");
+    
+    GEL_WatchAdd("*(long *)0x604A,x","eCANA LAM5");
+    GEL_WatchAdd("*(long *)0x608A,x","eCANA MOTS5");
+    GEL_WatchAdd("*(long *)0x60CA,x","eCANA MOTO5");
+    GEL_WatchAdd("*(long *)0x6128,x","eCANA MID5");
+    GEL_WatchAdd("*(long *)0x612A,x","eCANA MCF5");
+    GEL_WatchAdd("*(long *)0x612C,x","eCANA MDL5");
+    GEL_WatchAdd("*(long *)0x612E,x","eCANA MDH5");
+}
+hotmenu eCAN_A_Mailbox_6_to_7_Regs()
+{
+    GEL_WatchAdd("*(long *)0x604C,x","eCANA LAM6");
+    GEL_WatchAdd("*(long *)0x608C,x","eCANA MOTS6");
+    GEL_WatchAdd("*(long *)0x60CC,x","eCANA MOTO6");
+    GEL_WatchAdd("*(long *)0x6130,x","eCANA MID6");
+    GEL_WatchAdd("*(long *)0x6132,x","eCANA MCF6");
+    GEL_WatchAdd("*(long *)0x6134,x","eCANA MDL6");
+    GEL_WatchAdd("*(long *)0x6136,x","eCANA MDH6");
+    
+    GEL_WatchAdd("*(long *)0x604E,x","eCANA LAM7");
+    GEL_WatchAdd("*(long *)0x608E,x","eCANA MOTS7");
+    GEL_WatchAdd("*(long *)0x60CE,x","eCANA MOTO7");
+    GEL_WatchAdd("*(long *)0x6138,x","eCANA MID7");
+    GEL_WatchAdd("*(long *)0x613A,x","eCANA MCF7");
+    GEL_WatchAdd("*(long *)0x613C,x","eCANA MDL7");
+    GEL_WatchAdd("*(long *)0x613E,x","eCANA MDH7");
+}
+hotmenu eCAN_A_Mailbox_8_to_9_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6050,x","eCANA LAM8");
+    GEL_WatchAdd("*(long *)0x6090,x","eCANA MOTS8");
+    GEL_WatchAdd("*(long *)0x60D0,x","eCANA MOTO8");
+    GEL_WatchAdd("*(long *)0x6140,x","eCANA MID8");
+    GEL_WatchAdd("*(long *)0x6142,x","eCANA MCF8");
+    GEL_WatchAdd("*(long *)0x6144,x","eCANA MDL8");
+    GEL_WatchAdd("*(long *)0x6146,x","eCANA MDH8");
+
+    GEL_WatchAdd("*(long *)0x6052,x","eCANA LAM9");
+    GEL_WatchAdd("*(long *)0x6092,x","eCANA MOTS9");
+    GEL_WatchAdd("*(long *)0x60D2,x","eCANA MOTO9");
+    GEL_WatchAdd("*(long *)0x6148,x","eCANA MID9");
+    GEL_WatchAdd("*(long *)0x614A,x","eCANA MCF9");
+    GEL_WatchAdd("*(long *)0x614C,x","eCANA MDL9");
+    GEL_WatchAdd("*(long *)0x614E,x","eCANA MDH9");
+}
+hotmenu eCAN_A_Mailbox_10_to_11_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6054,x","eCANA LAM10");
+    GEL_WatchAdd("*(long *)0x6094,x","eCANA MOTS10");
+    GEL_WatchAdd("*(long *)0x60D4,x","eCANA MOTO10");
+    GEL_WatchAdd("*(long *)0x6150,x","eCANA MID10");
+    GEL_WatchAdd("*(long *)0x6152,x","eCANA MCF10");
+    GEL_WatchAdd("*(long *)0x6154,x","eCANA MDL10");
+    GEL_WatchAdd("*(long *)0x6156,x","eCANA MDH10");
+
+    GEL_WatchAdd("*(long *)0x6056,x","eCANA LAM11");
+    GEL_WatchAdd("*(long *)0x6096,x","eCANA MOTS11");
+    GEL_WatchAdd("*(long *)0x60D6,x","eCANA MOTO11");
+    GEL_WatchAdd("*(long *)0x6158,x","eCANA MID11");
+    GEL_WatchAdd("*(long *)0x615A,x","eCANA MCF11");
+    GEL_WatchAdd("*(long *)0x615C,x","eCANA MDL11");
+    GEL_WatchAdd("*(long *)0x615E,x","eCANA MDH11");
+}
+hotmenu eCAN_A_Mailbox_12_to_13_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6058,x","eCANA LAM12");
+    GEL_WatchAdd("*(long *)0x6098,x","eCANA MOTS12");
+    GEL_WatchAdd("*(long *)0x60D8,x","eCANA MOTO12");
+    GEL_WatchAdd("*(long *)0x6160,x","eCANA MID12");
+    GEL_WatchAdd("*(long *)0x6162,x","eCANA MCF12");
+    GEL_WatchAdd("*(long *)0x6164,x","eCANA MDL12");
+    GEL_WatchAdd("*(long *)0x6166,x","eCANA MDH12");
+    
+    GEL_WatchAdd("*(long *)0x605A,x","eCANA LAM13");
+    GEL_WatchAdd("*(long *)0x609A,x","eCANA MOTS13");
+    GEL_WatchAdd("*(long *)0x60DA,x","eCANA MOTO13");
+    GEL_WatchAdd("*(long *)0x6168,x","eCANA MID13");
+    GEL_WatchAdd("*(long *)0x616A,x","eCANA MCF13");
+    GEL_WatchAdd("*(long *)0x616C,x","eCANA MDL13");
+    GEL_WatchAdd("*(long *)0x616E,x","eCANA MDH13");
+}
+hotmenu eCAN_A_Mailbox_14_to_15_Regs()
+{
+    GEL_WatchAdd("*(long *)0x605C,x","eCANA LAM14");
+    GEL_WatchAdd("*(long *)0x609C,x","eCANA MOTS14");
+    GEL_WatchAdd("*(long *)0x60DC,x","eCANA MOTO14");
+    GEL_WatchAdd("*(long *)0x6170,x","eCANA MID14");
+    GEL_WatchAdd("*(long *)0x6172,x","eCANA MCF14");
+    GEL_WatchAdd("*(long *)0x6174,x","eCANA MDL14");
+    GEL_WatchAdd("*(long *)0x6176,x","eCANA MDH14");
+    
+    GEL_WatchAdd("*(long *)0x605E,x","eCANA LAM15");
+    GEL_WatchAdd("*(long *)0x609E,x","eCANA MOTS15");
+    GEL_WatchAdd("*(long *)0x60DE,x","eCANA MOTO15");
+    GEL_WatchAdd("*(long *)0x6178,x","eCANA MID15");
+    GEL_WatchAdd("*(long *)0x617A,x","eCANA MCF15");
+    GEL_WatchAdd("*(long *)0x617C,x","eCANA MDL15");
+    GEL_WatchAdd("*(long *)0x617E,x","eCANA MDH15");
+}
+hotmenu eCAN_A_Mailbox_16_to_17_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6060,x","eCANA LAM16");
+    GEL_WatchAdd("*(long *)0x60A0,x","eCANA MOTS16");
+    GEL_WatchAdd("*(long *)0x60E0,x","eCANA MOTO16");
+    GEL_WatchAdd("*(long *)0x6180,x","eCANA MID16");
+    GEL_WatchAdd("*(long *)0x6182,x","eCANA MCF16");
+    GEL_WatchAdd("*(long *)0x6184,x","eCANA MDL16");
+    GEL_WatchAdd("*(long *)0x6186,x","eCANA MDH16");
+
+    GEL_WatchAdd("*(long *)0x6062,x","eCANA LAM17");
+    GEL_WatchAdd("*(long *)0x60A2,x","eCANA MOTS17");
+    GEL_WatchAdd("*(long *)0x60E2,x","eCANA MOTO17");
+    GEL_WatchAdd("*(long *)0x6188,x","eCANA MID17");
+    GEL_WatchAdd("*(long *)0x618A,x","eCANA MCF17");
+    GEL_WatchAdd("*(long *)0x618C,x","eCANA MDL17");
+    GEL_WatchAdd("*(long *)0x618E,x","eCANA MDH17");
+}
+hotmenu eCAN_A_Mailbox_18_to_19_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6064,x","eCANA LAM18");
+    GEL_WatchAdd("*(long *)0x60A4,x","eCANA MOTS18");
+    GEL_WatchAdd("*(long *)0x60E4,x","eCANA MOTO18");
+    GEL_WatchAdd("*(long *)0x6190,x","eCANA MID18");
+    GEL_WatchAdd("*(long *)0x6192,x","eCANA MCF18");
+    GEL_WatchAdd("*(long *)0x6194,x","eCANA MDL18");
+    GEL_WatchAdd("*(long *)0x6196,x","eCANA MDH18");
+
+    GEL_WatchAdd("*(long *)0x6066,x","eCANA LAM19");
+    GEL_WatchAdd("*(long *)0x60A6,x","eCANA MOTS19");
+    GEL_WatchAdd("*(long *)0x60E6,x","eCANA MOTO19");
+    GEL_WatchAdd("*(long *)0x6198,x","eCANA MID19");
+    GEL_WatchAdd("*(long *)0x619A,x","eCANA MCF19");
+    GEL_WatchAdd("*(long *)0x619C,x","eCANA MDL19");
+    GEL_WatchAdd("*(long *)0x619E,x","eCANA MDH19");
+}
+hotmenu eCAN_A_Mailbox_20_to_21_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6068,x","eCANA LAM20");
+    GEL_WatchAdd("*(long *)0x60A8,x","eCANA MOTS20");
+    GEL_WatchAdd("*(long *)0x60E8,x","eCANA MOTO20");
+    GEL_WatchAdd("*(long *)0x61A0,x","eCANA MID20");
+    GEL_WatchAdd("*(long *)0x61A2,x","eCANA MCF20");
+    GEL_WatchAdd("*(long *)0x61A4,x","eCANA MDL20");
+    GEL_WatchAdd("*(long *)0x61A6,x","eCANA MDH20");
+    
+    GEL_WatchAdd("*(long *)0x606A,x","eCANA LAM21");
+    GEL_WatchAdd("*(long *)0x60AA,x","eCANA MOTS21");
+    GEL_WatchAdd("*(long *)0x60EA,x","eCANA MOTO21");
+    GEL_WatchAdd("*(long *)0x61A8,x","eCANA MID21");
+    GEL_WatchAdd("*(long *)0x61AA,x","eCANA MCF21");
+    GEL_WatchAdd("*(long *)0x61AC,x","eCANA MDL21");
+    GEL_WatchAdd("*(long *)0x61AE,x","eCANA MDH21");
+}
+hotmenu eCAN_A_Mailbox_22_to_23_Regs()
+{
+    GEL_WatchAdd("*(long *)0x606C,x","eCANA LAM22");
+    GEL_WatchAdd("*(long *)0x60AC,x","eCANA MOTS22");
+    GEL_WatchAdd("*(long *)0x60EC,x","eCANA MOTO22");
+    GEL_WatchAdd("*(long *)0x61B0,x","eCANA MID22");
+    GEL_WatchAdd("*(long *)0x61B2,x","eCANA MCF22");
+    GEL_WatchAdd("*(long *)0x61B4,x","eCANA MDL22");
+    GEL_WatchAdd("*(long *)0x61B6,x","eCANA MDH22");
+
+    GEL_WatchAdd("*(long *)0x606E,x","eCANA LAM23");
+    GEL_WatchAdd("*(long *)0x60AE,x","eCANA MOTS23");
+    GEL_WatchAdd("*(long *)0x60EE,x","eCANA MOTO23");
+    GEL_WatchAdd("*(long *)0x61B8,x","eCANA MID23");
+    GEL_WatchAdd("*(long *)0x61BA,x","eCANA MCF23");
+    GEL_WatchAdd("*(long *)0x61BC,x","eCANA MDL23");
+    GEL_WatchAdd("*(long *)0x61BE,x","eCANA MDH23");
+}
+hotmenu eCAN_A_Mailbox_24_to_25_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6070,x","eCANA LAM24");
+    GEL_WatchAdd("*(long *)0x60B0,x","eCANA MOTS24");
+    GEL_WatchAdd("*(long *)0x60F0,x","eCANA MOTO24");
+    GEL_WatchAdd("*(long *)0x61C0,x","eCANA MID24");
+    GEL_WatchAdd("*(long *)0x61C2,x","eCANA MCF24");
+    GEL_WatchAdd("*(long *)0x61C4,x","eCANA MDL24");
+    GEL_WatchAdd("*(long *)0x61C6,x","eCANA MDH24");
+
+    GEL_WatchAdd("*(long *)0x6072,x","eCANA LAM25");
+    GEL_WatchAdd("*(long *)0x60B2,x","eCANA MOTS25");
+    GEL_WatchAdd("*(long *)0x60F2,x","eCANA MOTO25");
+    GEL_WatchAdd("*(long *)0x61C8,x","eCANA MID25");
+    GEL_WatchAdd("*(long *)0x61CA,x","eCANA MCF25");
+    GEL_WatchAdd("*(long *)0x61CC,x","eCANA MDL25");
+    GEL_WatchAdd("*(long *)0x61CE,x","eCANA MDH25");
+}
+hotmenu eCAN_A_Mailbox_26_to_27_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6074,x","eCANA LAM26");
+    GEL_WatchAdd("*(long *)0x60B4,x","eCANA MOTS26");
+    GEL_WatchAdd("*(long *)0x60F4,x","eCANA MOTO26");
+    GEL_WatchAdd("*(long *)0x61D0,x","eCANA MID26");
+    GEL_WatchAdd("*(long *)0x61D2,x","eCANA MCF26");
+    GEL_WatchAdd("*(long *)0x61D4,x","eCANA MDL26");
+    GEL_WatchAdd("*(long *)0x61D6,x","eCANA MDH26");
+
+    GEL_WatchAdd("*(long *)0x6076,x","eCANA LAM27");
+    GEL_WatchAdd("*(long *)0x60B6,x","eCANA MOTS27");
+    GEL_WatchAdd("*(long *)0x60F6,x","eCANA MOTO27");
+    GEL_WatchAdd("*(long *)0x61D8,x","eCANA MID27");
+    GEL_WatchAdd("*(long *)0x61DA,x","eCANA MCF27");
+    GEL_WatchAdd("*(long *)0x61DC,x","eCANA MDL27");
+    GEL_WatchAdd("*(long *)0x61DE,x","eCANA MDH27");
+}
+hotmenu eCAN_A_Mailbox_28_to_29_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6078,x","eCANA LAM28");
+    GEL_WatchAdd("*(long *)0x60B8,x","eCANA MOTS28");
+    GEL_WatchAdd("*(long *)0x60F8,x","eCANA MOTO28");
+    GEL_WatchAdd("*(long *)0x61E0,x","eCANA MID28");
+    GEL_WatchAdd("*(long *)0x61E2,x","eCANA MCF28");
+    GEL_WatchAdd("*(long *)0x61E4,x","eCANA MDL28");
+    GEL_WatchAdd("*(long *)0x61E6,x","eCANA MDH28");
+
+    GEL_WatchAdd("*(long *)0x607A,x","eCANA LAM29");
+    GEL_WatchAdd("*(long *)0x60BA,x","eCANA MOTS29");
+    GEL_WatchAdd("*(long *)0x60FA,x","eCANA MOTO29");
+    GEL_WatchAdd("*(long *)0x61E8,x","eCANA MID29");
+    GEL_WatchAdd("*(long *)0x61EA,x","eCANA MCF29");
+    GEL_WatchAdd("*(long *)0x61EC,x","eCANA MDL29");
+    GEL_WatchAdd("*(long *)0x61EE,x","eCANA MDH29");
+}
+hotmenu eCAN_A_Mailbox_30_to_31_Regs()
+{
+    GEL_WatchAdd("*(long *)0x607C,x","eCANA LAM30");
+    GEL_WatchAdd("*(long *)0x60BC,x","eCANA MOTS30");
+    GEL_WatchAdd("*(long *)0x60FC,x","eCANA MOTO30");
+    GEL_WatchAdd("*(long *)0x61F0,x","eCANA MID30");
+    GEL_WatchAdd("*(long *)0x61F2,x","eCANA MCF30");
+    GEL_WatchAdd("*(long *)0x61F4,x","eCANA MDL30");
+    GEL_WatchAdd("*(long *)0x61F6,x","eCANA MDH30");
+
+    GEL_WatchAdd("*(long *)0x607E,x","eCANA LAM31");
+    GEL_WatchAdd("*(long *)0x60BE,x","eCANA MOTS31");
+    GEL_WatchAdd("*(long *)0x60FE,x","eCANA MOTO31");
+    GEL_WatchAdd("*(long *)0x61F8,x","eCANA MID31");
+    GEL_WatchAdd("*(long *)0x61FA,x","eCANA MCF31");
+    GEL_WatchAdd("*(long *)0x61FC,x","eCANA MDL31");
+    GEL_WatchAdd("*(long *)0x61FE,x","eCANA MDH31");
+}
+hotmenu eCAN_B_Global_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6200,x","eCANB CANME");
+    GEL_WatchAdd("*(long *)0x6202,x","eCANB CANMD");
+    GEL_WatchAdd("*(long *)0x6204,x","eCANB CANTRS");
+    GEL_WatchAdd("*(long *)0x6206,x","eCANB CANTRR");
+    GEL_WatchAdd("*(long *)0x6208,x","eCANB CANTA");
+    GEL_WatchAdd("*(long *)0x620A,x","eCANB CANAA");
+    GEL_WatchAdd("*(long *)0x620C,x","eCANB CANRMP");
+    GEL_WatchAdd("*(long *)0x620E,x","eCANB CANRML");
+    GEL_WatchAdd("*(long *)0x6210,x","eCANB CANRFP");
+    GEL_WatchAdd("*(long *)0x6214,x","eCANB CANMC");
+    GEL_WatchAdd("*(long *)0x6216,x","eCANB CANBTC");
+    GEL_WatchAdd("*(long *)0x6218,x","eCANB CANES");
+    GEL_WatchAdd("*(long *)0x621A,x","eCANB CANTEC");
+    GEL_WatchAdd("*(long *)0x621C,x","eCANB CANREC");
+    GEL_WatchAdd("*(long *)0x621E,x","eCANB CANGIF0");
+    GEL_WatchAdd("*(long *)0x6220,x","eCANB CANGIM");
+    GEL_WatchAdd("*(long *)0x6222,x","eCANB CANGIF1");
+    GEL_WatchAdd("*(long *)0x6224,x","eCANB CANMIM");
+    GEL_WatchAdd("*(long *)0x6226,x","eCANB CANMIL");
+    GEL_WatchAdd("*(long *)0x6228,x","eCANB CANOPC");
+    GEL_WatchAdd("*(long *)0x622A,x","eCANB CANTIOC");
+    GEL_WatchAdd("*(long *)0x622C,x","eCANB CANRIOC");
+    GEL_WatchAdd("*(long *)0x622E,x","eCANB CANLNT");
+    GEL_WatchAdd("*(long *)0x6230,x","eCANB CANTOC");
+    GEL_WatchAdd("*(long *)0x6232,x","eCANB CANTOS");
+}
+hotmenu eCAN_B_Mailbox_0_to_1_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6240,x","eCANB LAM0");
+    GEL_WatchAdd("*(long *)0x6280,x","eCANB MOTS0");
+    GEL_WatchAdd("*(long *)0x62C0,x","eCANB MOTO0");
+    GEL_WatchAdd("*(long *)0x6300,x","eCANB MID0");
+    GEL_WatchAdd("*(long *)0x6302,x","eCANB MCF0");
+    GEL_WatchAdd("*(long *)0x6304,x","eCANB MDL0");
+    GEL_WatchAdd("*(long *)0x6306,x","eCANB MDH0");
+
+    GEL_WatchAdd("*(long *)0x6242,x","eCANB LAM1");
+    GEL_WatchAdd("*(long *)0x6282,x","eCANB MOTS1");
+    GEL_WatchAdd("*(long *)0x62C2,x","eCANB MOTO1");
+    GEL_WatchAdd("*(long *)0x6308,x","eCANB MID1");
+    GEL_WatchAdd("*(long *)0x630A,x","eCANB MCF1");
+    GEL_WatchAdd("*(long *)0x630C,x","eCANB MDL1");
+    GEL_WatchAdd("*(long *)0x630E,x","eCANB MDH1");
+}
+hotmenu eCAN_B_Mailbox_2_to_3_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6244,x","eCANB LAM2");
+    GEL_WatchAdd("*(long *)0x6284,x","eCANB MOTS2");
+    GEL_WatchAdd("*(long *)0x62C4,x","eCANB MOTO2");
+    GEL_WatchAdd("*(long *)0x6310,x","eCANB MID2");
+    GEL_WatchAdd("*(long *)0x6312,x","eCANB MCF2");
+    GEL_WatchAdd("*(long *)0x6314,x","eCANB MDL2");
+    GEL_WatchAdd("*(long *)0x6316,x","eCANB MDH2");
+
+    GEL_WatchAdd("*(long *)0x6246,x","eCANB LAM3");
+    GEL_WatchAdd("*(long *)0x6286,x","eCANB MOTS3");
+    GEL_WatchAdd("*(long *)0x62C6,x","eCANB MOTO3");
+    GEL_WatchAdd("*(long *)0x6318,x","eCANB MID3");
+    GEL_WatchAdd("*(long *)0x631A,x","eCANB MCF3");
+    GEL_WatchAdd("*(long *)0x631C,x","eCANB MDL3");
+    GEL_WatchAdd("*(long *)0x631E,x","eCANB MDH3");
+}
+hotmenu eCAN_B_Mailbox_4_to_5_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6248,x","eCANB LAM4");
+    GEL_WatchAdd("*(long *)0x6288,x","eCANB MOTS4");
+    GEL_WatchAdd("*(long *)0x62C8,x","eCANB MOTO4");
+    GEL_WatchAdd("*(long *)0x6320,x","eCANB MID4");
+    GEL_WatchAdd("*(long *)0x6322,x","eCANB MCF4");
+    GEL_WatchAdd("*(long *)0x6324,x","eCANB MDL4");
+    GEL_WatchAdd("*(long *)0x6326,x","eCANB MDH4");
+
+    GEL_WatchAdd("*(long *)0x624A,x","eCANB LAM5");
+    GEL_WatchAdd("*(long *)0x628A,x","eCANB MOTS5");
+    GEL_WatchAdd("*(long *)0x62CA,x","eCANB MOTO5");
+    GEL_WatchAdd("*(long *)0x6328,x","eCANB MID5");
+    GEL_WatchAdd("*(long *)0x632A,x","eCANB MCF5");
+    GEL_WatchAdd("*(long *)0x632C,x","eCANB MDL5");
+    GEL_WatchAdd("*(long *)0x632E,x","eCANB MDH5");
+}
+hotmenu eCAN_B_Mailbox_6_to_7_Regs()
+{
+    GEL_WatchAdd("*(long *)0x624C,x","eCANB LAM6");
+    GEL_WatchAdd("*(long *)0x628C,x","eCANB MOTS6");
+    GEL_WatchAdd("*(long *)0x62CC,x","eCANB MOTO6");
+    GEL_WatchAdd("*(long *)0x6330,x","eCANB MID6");
+    GEL_WatchAdd("*(long *)0x6332,x","eCANB MCF6");
+    GEL_WatchAdd("*(long *)0x6334,x","eCANB MDL6");
+    GEL_WatchAdd("*(long *)0x6336,x","eCANB MDH6");
+
+    GEL_WatchAdd("*(long *)0x624E,x","eCANB LAM7");
+    GEL_WatchAdd("*(long *)0x628E,x","eCANB MOTS7");
+    GEL_WatchAdd("*(long *)0x62CE,x","eCANB MOTO7");
+    GEL_WatchAdd("*(long *)0x6338,x","eCANB MID7");
+    GEL_WatchAdd("*(long *)0x633A,x","eCANB MCF7");
+    GEL_WatchAdd("*(long *)0x633C,x","eCANB MDL7");
+    GEL_WatchAdd("*(long *)0x633E,x","eCANB MDH7");
+}
+hotmenu eCAN_B_Mailbox_8_to_9_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6250,x","eCANB LAM8");
+    GEL_WatchAdd("*(long *)0x6290,x","eCANB MOTS8");
+    GEL_WatchAdd("*(long *)0x62D0,x","eCANB MOTO8");
+    GEL_WatchAdd("*(long *)0x6340,x","eCANB MID8");
+    GEL_WatchAdd("*(long *)0x6342,x","eCANB MCF8");
+    GEL_WatchAdd("*(long *)0x6344,x","eCANB MDL8");
+    GEL_WatchAdd("*(long *)0x6346,x","eCANB MDH8");
+
+    GEL_WatchAdd("*(long *)0x6252,x","eCANB LAM9");
+    GEL_WatchAdd("*(long *)0x6292,x","eCANB MOTS9");
+    GEL_WatchAdd("*(long *)0x62D2,x","eCANB MOTO9");
+    GEL_WatchAdd("*(long *)0x6348,x","eCANB MID9");
+    GEL_WatchAdd("*(long *)0x634A,x","eCANB MCF9");
+    GEL_WatchAdd("*(long *)0x634C,x","eCANB MDL9");
+    GEL_WatchAdd("*(long *)0x634E,x","eCANB MDH9");
+}
+hotmenu eCAN_B_Mailbox_10_to_11_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6254,x","eCANB LAM10");
+    GEL_WatchAdd("*(long *)0x6294,x","eCANB MOTS10");
+    GEL_WatchAdd("*(long *)0x62D4,x","eCANB MOTO10");
+    GEL_WatchAdd("*(long *)0x6350,x","eCANB MID10");
+    GEL_WatchAdd("*(long *)0x6352,x","eCANB MCF10");
+    GEL_WatchAdd("*(long *)0x6354,x","eCANB MDL10");
+    GEL_WatchAdd("*(long *)0x6356,x","eCANB MDH10");
+
+    GEL_WatchAdd("*(long *)0x6256,x","eCANB LAM11");
+    GEL_WatchAdd("*(long *)0x6296,x","eCANB MOTS11");
+    GEL_WatchAdd("*(long *)0x62D6,x","eCANB MOTO11");
+    GEL_WatchAdd("*(long *)0x6358,x","eCANB MID11");
+    GEL_WatchAdd("*(long *)0x635A,x","eCANB MCF11");
+    GEL_WatchAdd("*(long *)0x635C,x","eCANB MDL11");
+    GEL_WatchAdd("*(long *)0x635E,x","eCANB MDH11");
+}
+hotmenu eCAN_B_Mailbox_12_to_13_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6258,x","eCANB LAM12");
+    GEL_WatchAdd("*(long *)0x6298,x","eCANB MOTS12");
+    GEL_WatchAdd("*(long *)0x62D8,x","eCANB MOTO12");
+    GEL_WatchAdd("*(long *)0x6360,x","eCANB MID12");
+    GEL_WatchAdd("*(long *)0x6362,x","eCANB MCF12");
+    GEL_WatchAdd("*(long *)0x6364,x","eCANB MDL12");
+    GEL_WatchAdd("*(long *)0x6366,x","eCANB MDH12");
+
+    GEL_WatchAdd("*(long *)0x625A,x","eCANB LAM13");
+    GEL_WatchAdd("*(long *)0x629A,x","eCANB MOTS13");
+    GEL_WatchAdd("*(long *)0x62DA,x","eCANB MOTO13");
+    GEL_WatchAdd("*(long *)0x6368,x","eCANB MID13");
+    GEL_WatchAdd("*(long *)0x636A,x","eCANB MCF13");
+    GEL_WatchAdd("*(long *)0x636C,x","eCANB MDL13");
+    GEL_WatchAdd("*(long *)0x636E,x","eCANB MDH13");
+}
+hotmenu eCAN_B_Mailbox_14_to_15_Regs()
+{
+    GEL_WatchAdd("*(long *)0x625C,x","eCANB LAM14");
+    GEL_WatchAdd("*(long *)0x629C,x","eCANB MOTS14");
+    GEL_WatchAdd("*(long *)0x62DC,x","eCANB MOTO14");
+    GEL_WatchAdd("*(long *)0x6370,x","eCANB MID14");
+    GEL_WatchAdd("*(long *)0x6372,x","eCANB MCF14");
+    GEL_WatchAdd("*(long *)0x6374,x","eCANB MDL14");
+    GEL_WatchAdd("*(long *)0x6376,x","eCANB MDH14");
+
+    GEL_WatchAdd("*(long *)0x625E,x","eCANB LAM15");
+    GEL_WatchAdd("*(long *)0x629E,x","eCANB MOTS15");
+    GEL_WatchAdd("*(long *)0x62DE,x","eCANB MOTO15");
+    GEL_WatchAdd("*(long *)0x6378,x","eCANB MID15");
+    GEL_WatchAdd("*(long *)0x637A,x","eCANB MCF15");
+    GEL_WatchAdd("*(long *)0x637C,x","eCANB MDL15");
+    GEL_WatchAdd("*(long *)0x637E,x","eCANB MDH15");
+}
+hotmenu eCAN_B_Mailbox_16_to_17_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6260,x","eCANB LAM16");
+    GEL_WatchAdd("*(long *)0x62A0,x","eCANB MOTS16");
+    GEL_WatchAdd("*(long *)0x62E0,x","eCANB MOTO16");
+    GEL_WatchAdd("*(long *)0x6380,x","eCANB MID16");
+    GEL_WatchAdd("*(long *)0x6382,x","eCANB MCF16");
+    GEL_WatchAdd("*(long *)0x6384,x","eCANB MDL16");
+    GEL_WatchAdd("*(long *)0x6386,x","eCANB MDH16");
+
+    GEL_WatchAdd("*(long *)0x6262,x","eCANB LAM17");
+    GEL_WatchAdd("*(long *)0x62A2,x","eCANB MOTS17");
+    GEL_WatchAdd("*(long *)0x62E2,x","eCANB MOTO17");
+    GEL_WatchAdd("*(long *)0x6388,x","eCANB MID17");
+    GEL_WatchAdd("*(long *)0x638A,x","eCANB MCF17");
+    GEL_WatchAdd("*(long *)0x638C,x","eCANB MDL17");
+    GEL_WatchAdd("*(long *)0x638E,x","eCANB MDH17");
+}
+hotmenu eCAN_B_Mailbox_18_to_19_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6264,x","eCANB LAM18");
+    GEL_WatchAdd("*(long *)0x62A4,x","eCANB MOTS18");
+    GEL_WatchAdd("*(long *)0x62E4,x","eCANB MOTO18");
+    GEL_WatchAdd("*(long *)0x6390,x","eCANB MID18");
+    GEL_WatchAdd("*(long *)0x6392,x","eCANB MCF18");
+    GEL_WatchAdd("*(long *)0x6394,x","eCANB MDL18");
+    GEL_WatchAdd("*(long *)0x6396,x","eCANB MDH18");
+
+    GEL_WatchAdd("*(long *)0x6266,x","eCANB LAM19");
+    GEL_WatchAdd("*(long *)0x62A6,x","eCANB MOTS19");
+    GEL_WatchAdd("*(long *)0x62E6,x","eCANB MOTO19");
+    GEL_WatchAdd("*(long *)0x6398,x","eCANB MID19");
+    GEL_WatchAdd("*(long *)0x639A,x","eCANB MCF19");
+    GEL_WatchAdd("*(long *)0x639C,x","eCANB MDL19");
+    GEL_WatchAdd("*(long *)0x639E,x","eCANB MDH19");
+}
+hotmenu eCAN_B_Mailbox_20_to_21_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6268,x","eCANB LAM20");
+    GEL_WatchAdd("*(long *)0x62A8,x","eCANB MOTS20");
+    GEL_WatchAdd("*(long *)0x62E8,x","eCANB MOTO20");
+    GEL_WatchAdd("*(long *)0x63A0,x","eCANB MID20");
+    GEL_WatchAdd("*(long *)0x63A2,x","eCANB MCF20");
+    GEL_WatchAdd("*(long *)0x63A4,x","eCANB MDL20");
+    GEL_WatchAdd("*(long *)0x63A6,x","eCANB MDH20");
+
+    GEL_WatchAdd("*(long *)0x626A,x","eCANB LAM21");
+    GEL_WatchAdd("*(long *)0x62AA,x","eCANB MOTS21");
+    GEL_WatchAdd("*(long *)0x62EA,x","eCANB MOTO21");
+    GEL_WatchAdd("*(long *)0x63A8,x","eCANB MID21");
+    GEL_WatchAdd("*(long *)0x63AA,x","eCANB MCF21");
+    GEL_WatchAdd("*(long *)0x63AC,x","eCANB MDL21");
+    GEL_WatchAdd("*(long *)0x63AE,x","eCANB MDH21");
+}
+hotmenu eCAN_B_Mailbox_22_to_23_Regs()
+{
+    GEL_WatchAdd("*(long *)0x626C,x","eCANB LAM22");
+    GEL_WatchAdd("*(long *)0x62AC,x","eCANB MOTS22");
+    GEL_WatchAdd("*(long *)0x62EC,x","eCANB MOTO22");
+    GEL_WatchAdd("*(long *)0x63B0,x","eCANB MID22");
+    GEL_WatchAdd("*(long *)0x63B2,x","eCANB MCF22");
+    GEL_WatchAdd("*(long *)0x63B4,x","eCANB MDL22");
+    GEL_WatchAdd("*(long *)0x63B6,x","eCANB MDH22");
+
+    GEL_WatchAdd("*(long *)0x626E,x","eCANB LAM23");
+    GEL_WatchAdd("*(long *)0x62AE,x","eCANB MOTS23");
+    GEL_WatchAdd("*(long *)0x62EE,x","eCANB MOTO23");
+    GEL_WatchAdd("*(long *)0x63B8,x","eCANB MID23");
+    GEL_WatchAdd("*(long *)0x63BA,x","eCANB MCF23");
+    GEL_WatchAdd("*(long *)0x63BC,x","eCANB MDL23");
+    GEL_WatchAdd("*(long *)0x63BE,x","eCANB MDH23");
+}
+hotmenu eCAN_B_Mailbox_24_to_25_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6270,x","eCANB LAM24");
+    GEL_WatchAdd("*(long *)0x62B0,x","eCANB MOTS24");
+    GEL_WatchAdd("*(long *)0x62F0,x","eCANB MOTO24");
+    GEL_WatchAdd("*(long *)0x63C0,x","eCANB MID24");
+    GEL_WatchAdd("*(long *)0x63C2,x","eCANB MCF24");
+    GEL_WatchAdd("*(long *)0x63C4,x","eCANB MDL24");
+    GEL_WatchAdd("*(long *)0x63C6,x","eCANB MDH24");
+
+    GEL_WatchAdd("*(long *)0x6272,x","eCANB LAM25");
+    GEL_WatchAdd("*(long *)0x62B2,x","eCANB MOTS25");
+    GEL_WatchAdd("*(long *)0x62F2,x","eCANB MOTO25");
+    GEL_WatchAdd("*(long *)0x63C8,x","eCANB MID25");
+    GEL_WatchAdd("*(long *)0x63CA,x","eCANB MCF25");
+    GEL_WatchAdd("*(long *)0x63CC,x","eCANB MDL25");
+    GEL_WatchAdd("*(long *)0x63CE,x","eCANB MDH25");
+}
+hotmenu eCAN_B_Mailbox_26_to_27_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6274,x","eCANB LAM26");
+    GEL_WatchAdd("*(long *)0x62B4,x","eCANB MOTS26");
+    GEL_WatchAdd("*(long *)0x62F4,x","eCANB MOTO26");
+    GEL_WatchAdd("*(long *)0x63D0,x","eCANB MID26");
+    GEL_WatchAdd("*(long *)0x63D2,x","eCANB MCF26");
+    GEL_WatchAdd("*(long *)0x63D4,x","eCANB MDL26");
+    GEL_WatchAdd("*(long *)0x63D6,x","eCANB MDH26");
+
+    GEL_WatchAdd("*(long *)0x6276,x","eCANB LAM27");
+    GEL_WatchAdd("*(long *)0x62B6,x","eCANB MOTS27");
+    GEL_WatchAdd("*(long *)0x62F6,x","eCANB MOTO27");
+    GEL_WatchAdd("*(long *)0x63D8,x","eCANB MID27");
+    GEL_WatchAdd("*(long *)0x63DA,x","eCANB MCF27");
+    GEL_WatchAdd("*(long *)0x63DC,x","eCANB MDL27");
+    GEL_WatchAdd("*(long *)0x63DE,x","eCANB MDH27");
+}
+hotmenu eCAN_B_Mailbox_28_to_29_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6278,x","eCANB LAM28");
+    GEL_WatchAdd("*(long *)0x62B8,x","eCANB MOTS28");
+    GEL_WatchAdd("*(long *)0x62F8,x","eCANB MOTO28");
+    GEL_WatchAdd("*(long *)0x63E0,x","eCANB MID28");
+    GEL_WatchAdd("*(long *)0x63E2,x","eCANB MCF28");
+    GEL_WatchAdd("*(long *)0x63E4,x","eCANB MDL28");
+    GEL_WatchAdd("*(long *)0x63E6,x","eCANB MDH28");
+
+    GEL_WatchAdd("*(long *)0x627A,x","eCANB LAM29");
+    GEL_WatchAdd("*(long *)0x62BA,x","eCANB MOTS29");
+    GEL_WatchAdd("*(long *)0x62FA,x","eCANB MOTO29");
+    GEL_WatchAdd("*(long *)0x63E8,x","eCANB MID29");
+    GEL_WatchAdd("*(long *)0x63EA,x","eCANB MCF29");
+    GEL_WatchAdd("*(long *)0x63EC,x","eCANB MDL29");
+    GEL_WatchAdd("*(long *)0x63EE,x","eCANB MDH29");
+}
+hotmenu eCAN_B_Mailbox_30_to_31_Regs()
+{
+    GEL_WatchAdd("*(long *)0x627C,x","eCANB LAM30");
+    GEL_WatchAdd("*(long *)0x62BC,x","eCANB MOTS30");
+    GEL_WatchAdd("*(long *)0x62FC,x","eCANB MOTO30");
+    GEL_WatchAdd("*(long *)0x63F0,x","eCANB MID30");
+    GEL_WatchAdd("*(long *)0x63F2,x","eCANB MCF30");
+    GEL_WatchAdd("*(long *)0x63F4,x","eCANB MDL30");
+    GEL_WatchAdd("*(long *)0x63F6,x","eCANB MDH30");
+
+    GEL_WatchAdd("*(long *)0x627E,x","eCANB LAM31");
+    GEL_WatchAdd("*(long *)0x62BE,x","eCANB MOTS31");
+    GEL_WatchAdd("*(long *)0x62FE,x","eCANB MOTO31");
+    GEL_WatchAdd("*(long *)0x63F8,x","eCANB MID31");
+    GEL_WatchAdd("*(long *)0x63FA,x","eCANB MCF31");
+    GEL_WatchAdd("*(long *)0x63FC,x","eCANB MDL31");
+    GEL_WatchAdd("*(long *)0x63FE,x","eCANB MDH31");
+}
+
+
+/********************************************************************/
+/* Enhanced Capture Registers                                       */
+/********************************************************************/
+menuitem "Watch eCAP Registers";
+
+hotmenu eCAP1_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6A00,x","eCAP1 TSCNT");
+    GEL_WatchAdd("*(long *)0x6A02,x","eCAP1 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6A04,x","eCAP1 CAP1");
+    GEL_WatchAdd("*(long *)0x6A06,x","eCAP1 CAP2");
+    GEL_WatchAdd("*(long *)0x6A08,x","eCAP1 CAP3");
+    GEL_WatchAdd("*(long *)0x6A0A,x","eCAP1 CAP4");
+    GEL_WatchAdd("*0x6A14,x","eCAP1 ECCTL1");
+    GEL_WatchAdd("*0x6A15,x","eCAP1 ECCTL2");
+    GEL_WatchAdd("*0x6A16,x","eCAP1 ECEINT");
+    GEL_WatchAdd("*0x6A17,x","eCAP1 ECFLG");
+    GEL_WatchAdd("*0x6A18,x","eCAP1 ECCLR");
+    GEL_WatchAdd("*0x6A19,x","eCAP1 ECFRC");
+}
+hotmenu eCAP2_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6A20,x","eCAP2 TSCNT");
+    GEL_WatchAdd("*(long *)0x6A22,x","eCAP2 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6A24,x","eCAP2 CAP1");
+    GEL_WatchAdd("*(long *)0x6A26,x","eCAP2 CAP2");
+    GEL_WatchAdd("*(long *)0x6A28,x","eCAP2 CAP3");
+    GEL_WatchAdd("*(long *)0x6A2A,x","eCAP2 CAP4");
+    GEL_WatchAdd("*0x6A34,x","eCAP2 ECCTL1");
+    GEL_WatchAdd("*0x6A35,x","eCAP2 ECCTL2");
+    GEL_WatchAdd("*0x6A36,x","eCAP2 ECEINT");
+    GEL_WatchAdd("*0x6A37,x","eCAP2 ECFLG");
+    GEL_WatchAdd("*0x6A38,x","eCAP2 ECCLR");
+    GEL_WatchAdd("*0x6A39,x","eCAP2 ECFRC");
+}
+hotmenu eCAP3_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6A40,x","eCAP3 TSCNT");
+    GEL_WatchAdd("*(long *)0x6A42,x","eCAP3 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6A44,x","eCAP3 CAP1");
+    GEL_WatchAdd("*(long *)0x6A46,x","eCAP3 CAP2");
+    GEL_WatchAdd("*(long *)0x6A48,x","eCAP3 CAP3");
+    GEL_WatchAdd("*(long *)0x6A4A,x","eCAP3 CAP4");
+    GEL_WatchAdd("*0x6A54,x","eCAP3 ECCTL1");
+    GEL_WatchAdd("*0x6A55,x","eCAP3 ECCTL2");
+    GEL_WatchAdd("*0x6A56,x","eCAP3 ECEINT");
+    GEL_WatchAdd("*0x6A57,x","eCAP3 ECFLG");
+    GEL_WatchAdd("*0x6A58,x","eCAP3 ECCLR");
+    GEL_WatchAdd("*0x6A59,x","eCAP3 ECFRC");
+}
+hotmenu eCAP4_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6A60,x","eCAP4 TSCNT");
+    GEL_WatchAdd("*(long *)0x6A62,x","eCAP4 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6A64,x","eCAP4 CAP1");
+    GEL_WatchAdd("*(long *)0x6A66,x","eCAP4 CAP2");
+    GEL_WatchAdd("*(long *)0x6A68,x","eCAP4 CAP3");
+    GEL_WatchAdd("*(long *)0x6A6A,x","eCAP4 CAP4");
+    GEL_WatchAdd("*0x6A74,x","eCAP4 ECCTL1");
+    GEL_WatchAdd("*0x6A75,x","eCAP4 ECCTL2");
+    GEL_WatchAdd("*0x6A76,x","eCAP4 ECEINT");
+    GEL_WatchAdd("*0x6A77,x","eCAP4 ECFLG");
+    GEL_WatchAdd("*0x6A78,x","eCAP4 ECCLR");
+    GEL_WatchAdd("*0x6A79,x","eCAP4 ECFRC");
+}
+hotmenu eCAP5_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6A80,x","eCAP5 TSCNT");
+    GEL_WatchAdd("*(long *)0x6A82,x","eCAP5 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6A84,x","eCAP5 CAP1");
+    GEL_WatchAdd("*(long *)0x6A86,x","eCAP5 CAP2");
+    GEL_WatchAdd("*(long *)0x6A88,x","eCAP5 CAP3");
+    GEL_WatchAdd("*(long *)0x6A8A,x","eCAP5 CAP4");
+    GEL_WatchAdd("*0x6A94,x","eCAP5 ECCTL1");
+    GEL_WatchAdd("*0x6A95,x","eCAP5 ECCTL2");
+    GEL_WatchAdd("*0x6A96,x","eCAP5 ECEINT");
+    GEL_WatchAdd("*0x6A97,x","eCAP5 ECFLG");
+    GEL_WatchAdd("*0x6A98,x","eCAP5 ECCLR");
+    GEL_WatchAdd("*0x6A99,x","eCAP5 ECFRC");
+}
+hotmenu eCAP6_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6AA0,x","eCAP6 TSCNT");
+    GEL_WatchAdd("*(long *)0x6AA2,x","eCAP6 CNTPHS");
+    GEL_WatchAdd("*(long *)0x6AA4,x","eCAP6 CAP1");
+    GEL_WatchAdd("*(long *)0x6AA6,x","eCAP6 CAP2");
+    GEL_WatchAdd("*(long *)0x6AA8,x","eCAP6 CAP3");
+    GEL_WatchAdd("*(long *)0x6AAA,x","eCAP6 CAP4");
+    GEL_WatchAdd("*0x6AB4,x","eCAP6 ECCTL1");
+    GEL_WatchAdd("*0x6AB5,x","eCAP6 ECCTL2");
+    GEL_WatchAdd("*0x6AB6,x","eCAP6 ECEINT");
+    GEL_WatchAdd("*0x6AB7,x","eCAP6 ECFLG");
+    GEL_WatchAdd("*0x6AB8,x","eCAP6 ECCLR");
+    GEL_WatchAdd("*0x6AB9,x","eCAP6 ECFRC");
+}
+
+
+/********************************************************************/
+/* Enhanced PWM Registers                                           */
+/********************************************************************/
+menuitem "Watch ePWM Registers";
+
+hotmenu ePWM1_All_Regs()
+{
+    GEL_WatchAdd("*0x6800,x","ePWM1 TBCTL");
+    GEL_WatchAdd("*0x6801,x","ePWM1 TBSTS");
+    GEL_WatchAdd("*0x6802,x","ePWM1 TBPHSHR");
+    GEL_WatchAdd("*0x6803,x","ePWM1 TBPHS");
+    GEL_WatchAdd("*0x6804,x","ePWM1 TBCTR");
+    GEL_WatchAdd("*0x6805,x","ePWM1 TBPRD");
+    GEL_WatchAdd("*0x6807,x","ePWM1 CMPCTL");
+    GEL_WatchAdd("*0x6808,x","ePWM1 CMPAHR");
+    GEL_WatchAdd("*0x6809,x","ePWM1 CMPA");
+    GEL_WatchAdd("*0x680A,x","ePWM1 CMPB");
+    GEL_WatchAdd("*0x680B,x","ePWM1 AQCTLA");
+    GEL_WatchAdd("*0x680C,x","ePWM1 AQCTLB");
+    GEL_WatchAdd("*0x680D,x","ePWM1 AQSFRC");
+    GEL_WatchAdd("*0x680E,x","ePWM1 AQCSFRC");
+    GEL_WatchAdd("*0x680F,x","ePWM1 DBCTL");
+    GEL_WatchAdd("*0x6810,x","ePWM1 DBRED");
+    GEL_WatchAdd("*0x6811,x","ePWM1 DBFED");
+    GEL_WatchAdd("*0x6812,x","ePWM1 TZSEL");
+    GEL_WatchAdd("*0x6813,x","ePWM1 TZDCSEL");
+    GEL_WatchAdd("*0x6814,x","ePWM1 TZCTL");
+    GEL_WatchAdd("*0x6815,x","ePWM1 TZEINT");
+    GEL_WatchAdd("*0x6816,x","ePWM1 TZFLG");
+    GEL_WatchAdd("*0x6817,x","ePWM1 TZCLR");
+    GEL_WatchAdd("*0x6818,x","ePWM1 TZFRC");
+    GEL_WatchAdd("*0x6819,x","ePWM1 ETSEL");
+    GEL_WatchAdd("*0x681A,x","ePWM1 ETPS");
+    GEL_WatchAdd("*0x681B,x","ePWM1 ETFLG");
+    GEL_WatchAdd("*0x681C,x","ePWM1 ETCLR");
+    GEL_WatchAdd("*0x681D,x","ePWM1 ETFRC");
+    GEL_WatchAdd("*0x681E,x","ePWM1 PCCTL");
+    GEL_WatchAdd("*0x6820,x","ePWM1 HRCNFG");
+}
+hotmenu ePWM1_TB_Regs()
+{
+    GEL_WatchAdd("*0x6800,x","ePWM1 TBCTL");
+    GEL_WatchAdd("*0x6801,x","ePWM1 TBSTS");
+    GEL_WatchAdd("*0x6802,x","ePWM1 TBPHSHR");
+    GEL_WatchAdd("*0x6803,x","ePWM1 TBPHS");
+    GEL_WatchAdd("*0x6804,x","ePWM1 TBCTR");
+    GEL_WatchAdd("*0x6805,x","ePWM1 TBPRD");
+}
+hotmenu ePWM1_CMP_Regs()
+{
+    GEL_WatchAdd("*0x6807,x","ePWM1 CMPCTL");
+    GEL_WatchAdd("*0x6808,x","ePWM1 CMPAHR");
+    GEL_WatchAdd("*0x6809,x","ePWM1 CMPA");
+    GEL_WatchAdd("*0x680A,x","ePWM1 CMPB");
+}
+hotmenu ePWM1_AQ_Regs()
+{
+    GEL_WatchAdd("*0x680B,x","ePWM1 AQCTLA");
+    GEL_WatchAdd("*0x680C,x","ePWM1 AQCTLB");
+    GEL_WatchAdd("*0x680D,x","ePWM1 AQSFRC");
+    GEL_WatchAdd("*0x680E,x","ePWM1 AQCSFRC");
+}
+hotmenu ePWM1_DB_Regs()
+{
+    GEL_WatchAdd("*0x680F,x","ePWM1 DBCTL");
+    GEL_WatchAdd("*0x6810,x","ePWM1 DBRED");
+    GEL_WatchAdd("*0x6811,x","ePWM1 DBFED");
+}
+hotmenu ePWM1_TZ_Regs()
+{
+    GEL_WatchAdd("*0x6812,x","ePWM1 TZSEL");
+    GEL_WatchAdd("*0x6814,x","ePWM1 TZCTL");
+    GEL_WatchAdd("*0x6815,x","ePWM1 TZEINT");
+    GEL_WatchAdd("*0x6816,x","ePWM1 TZFLG");
+    GEL_WatchAdd("*0x6817,x","ePWM1 TZCLR");
+    GEL_WatchAdd("*0x6818,x","ePWM1 TZFRC");
+}
+hotmenu ePWM1_ET_Regs()
+{
+    GEL_WatchAdd("*0x6819,x","ePWM1 ETSEL");
+    GEL_WatchAdd("*0x681A,x","ePWM1 ETPS");
+    GEL_WatchAdd("*0x681B,x","ePWM1 ETFLG");
+    GEL_WatchAdd("*0x681C,x","ePWM1 ETCLR");
+    GEL_WatchAdd("*0x681D,x","ePWM1 ETFRC");
+}
+hotmenu ePWM2_All_Regs()
+{
+    GEL_WatchAdd("*0x6840,x","ePWM2 TBCTL");
+    GEL_WatchAdd("*0x6841,x","ePWM2 TBSTS");
+    GEL_WatchAdd("*0x6842,x","ePWM2 TBPHSHR");
+    GEL_WatchAdd("*0x6843,x","ePWM2 TBPHS");
+    GEL_WatchAdd("*0x6844,x","ePWM2 TBCTR");
+    GEL_WatchAdd("*0x6845,x","ePWM2 TBPRD");
+    GEL_WatchAdd("*0x6847,x","ePWM2 CMPCTL");
+    GEL_WatchAdd("*0x6848,x","ePWM2 CMPAHR");
+    GEL_WatchAdd("*0x6849,x","ePWM2 CMPA");
+    GEL_WatchAdd("*0x684A,x","ePWM2 CMPB");
+    GEL_WatchAdd("*0x684B,x","ePWM2 AQCTLA");
+    GEL_WatchAdd("*0x684C,x","ePWM2 AQCTLB");
+    GEL_WatchAdd("*0x684D,x","ePWM2 AQSFRC");
+    GEL_WatchAdd("*0x684E,x","ePWM2 AQCSFRC");
+    GEL_WatchAdd("*0x684F,x","ePWM2 DBCTL");
+    GEL_WatchAdd("*0x6850,x","ePWM2 DBRED");
+    GEL_WatchAdd("*0x6851,x","ePWM2 DBFED");
+    GEL_WatchAdd("*0x6852,x","ePWM2 TZSEL");
+    GEL_WatchAdd("*0x6853,x","ePWM2 TZDCSEL");
+    GEL_WatchAdd("*0x6854,x","ePWM2 TZCTL");
+    GEL_WatchAdd("*0x6855,x","ePWM2 TZEINT");
+    GEL_WatchAdd("*0x6856,x","ePWM2 TZFLG");
+    GEL_WatchAdd("*0x6857,x","ePWM2 TZCLR");
+    GEL_WatchAdd("*0x6858,x","ePWM2 TZFRC");
+    GEL_WatchAdd("*0x6859,x","ePWM2 ETSEL");
+    GEL_WatchAdd("*0x685A,x","ePWM2 ETPS");
+    GEL_WatchAdd("*0x685B,x","ePWM2 ETFLG");
+    GEL_WatchAdd("*0x685C,x","ePWM2 ETCLR");
+    GEL_WatchAdd("*0x685D,x","ePWM2 ETFRC");
+    GEL_WatchAdd("*0x685E,x","ePWM2 PCCTL");
+    GEL_WatchAdd("*0x6860,x","ePWM2 HRCNFG");
+}
+hotmenu ePWM2_TB_Regs()
+{
+    GEL_WatchAdd("*0x6840,x","ePWM2 TBCTL");
+    GEL_WatchAdd("*0x6841,x","ePWM2 TBSTS");
+    GEL_WatchAdd("*0x6842,x","ePWM2 TBPHSHR");
+    GEL_WatchAdd("*0x6843,x","ePWM2 TBPHS");
+    GEL_WatchAdd("*0x6844,x","ePWM2 TBCTR");
+    GEL_WatchAdd("*0x6845,x","ePWM2 TBPRD");
+}
+hotmenu ePWM2_CMP_Regs()
+{
+    GEL_WatchAdd("*0x6847,x","ePWM2 CMPCTL");
+    GEL_WatchAdd("*0x6848,x","ePWM2 CMPAHR");
+    GEL_WatchAdd("*0x6849,x","ePWM2 CMPA");
+    GEL_WatchAdd("*0x684A,x","ePWM2 CMPB");
+}
+hotmenu ePWM2_AQ_Regs()
+{
+    GEL_WatchAdd("*0x684B,x","ePWM2 AQCTLA");
+    GEL_WatchAdd("*0x684C,x","ePWM2 AQCTLB");
+    GEL_WatchAdd("*0x684D,x","ePWM2 AQSFRC");
+    GEL_WatchAdd("*0x684E,x","ePWM2 AQCSFRC");
+}
+hotmenu ePWM2_DB_Regs()
+{
+    GEL_WatchAdd("*0x684F,x","ePWM2 DBCTL");
+    GEL_WatchAdd("*0x6850,x","ePWM2 DBRED");
+    GEL_WatchAdd("*0x6851,x","ePWM2 DBFED");
+}
+hotmenu ePWM2_TZ_Regs()
+{
+    GEL_WatchAdd("*0x6852,x","ePWM2 TZSEL");
+    GEL_WatchAdd("*0x6854,x","ePWM2 TZCTL");
+    GEL_WatchAdd("*0x6855,x","ePWM2 TZEINT");
+    GEL_WatchAdd("*0x6856,x","ePWM2 TZFLG");
+    GEL_WatchAdd("*0x6857,x","ePWM2 TZCLR");
+    GEL_WatchAdd("*0x6858,x","ePWM2 TZFRC");
+}
+hotmenu ePWM2_ET_Regs()
+{
+    GEL_WatchAdd("*0x6859,x","ePWM2 ETSEL");
+    GEL_WatchAdd("*0x685A,x","ePWM2 ETPS");
+    GEL_WatchAdd("*0x685B,x","ePWM2 ETFLG");
+    GEL_WatchAdd("*0x685C,x","ePWM2 ETCLR");
+    GEL_WatchAdd("*0x685D,x","ePWM2 ETFRC");
+}
+hotmenu ePWM3_All_Regs()
+{
+    GEL_WatchAdd("*0x6880,x","ePWM3 TBCTL");
+    GEL_WatchAdd("*0x6881,x","ePWM3 TBSTS");
+    GEL_WatchAdd("*0x6882,x","ePWM3 TBPHSHR");
+    GEL_WatchAdd("*0x6883,x","ePWM3 TBPHS");
+    GEL_WatchAdd("*0x6884,x","ePWM3 TBCTR");
+    GEL_WatchAdd("*0x6885,x","ePWM3 TBPRD");
+    GEL_WatchAdd("*0x6887,x","ePWM3 CMPCTL");
+    GEL_WatchAdd("*0x6888,x","ePWM3 CMPAHR");
+    GEL_WatchAdd("*0x6889,x","ePWM3 CMPA");
+    GEL_WatchAdd("*0x688A,x","ePWM3 CMPB");
+    GEL_WatchAdd("*0x688B,x","ePWM3 AQCTLA");
+    GEL_WatchAdd("*0x688C,x","ePWM3 AQCTLB");
+    GEL_WatchAdd("*0x688D,x","ePWM3 AQSFRC");
+    GEL_WatchAdd("*0x688E,x","ePWM3 AQCSFRC");
+    GEL_WatchAdd("*0x688F,x","ePWM3 DBCTL");
+    GEL_WatchAdd("*0x6890,x","ePWM3 DBRED");
+    GEL_WatchAdd("*0x6891,x","ePWM3 DBFED");
+    GEL_WatchAdd("*0x6892,x","ePWM3 TZSEL");
+    GEL_WatchAdd("*0x6893,x","ePWM3 TZDCSEL");
+    GEL_WatchAdd("*0x6894,x","ePWM3 TZCTL");
+    GEL_WatchAdd("*0x6895,x","ePWM3 TZEINT");
+    GEL_WatchAdd("*0x6896,x","ePWM3 TZFLG");
+    GEL_WatchAdd("*0x6897,x","ePWM3 TZCLR");
+    GEL_WatchAdd("*0x6898,x","ePWM3 TZFRC");
+    GEL_WatchAdd("*0x6899,x","ePWM3 ETSEL");
+    GEL_WatchAdd("*0x689A,x","ePWM3 ETPS");
+    GEL_WatchAdd("*0x689B,x","ePWM3 ETFLG");
+    GEL_WatchAdd("*0x689C,x","ePWM3 ETCLR");
+    GEL_WatchAdd("*0x689D,x","ePWM3 ETFRC");
+    GEL_WatchAdd("*0x689E,x","ePWM3 PCCTL");
+    GEL_WatchAdd("*0x68A0,x","ePWM3 HRCNFG");
+}
+hotmenu ePWM3_TB_Regs()
+{
+    GEL_WatchAdd("*0x6880,x","ePWM3 TBCTL");
+    GEL_WatchAdd("*0x6881,x","ePWM3 TBSTS");
+    GEL_WatchAdd("*0x6882,x","ePWM3 TBPHSHR");
+    GEL_WatchAdd("*0x6883,x","ePWM3 TBPHS");
+    GEL_WatchAdd("*0x6884,x","ePWM3 TBCTR");
+    GEL_WatchAdd("*0x6885,x","ePWM3 TBPRD");
+}
+hotmenu ePWM3_CMP_Regs()
+{
+    GEL_WatchAdd("*0x6887,x","ePWM3 CMPCTL");
+    GEL_WatchAdd("*0x6888,x","ePWM3 CMPAHR");
+    GEL_WatchAdd("*0x6889,x","ePWM3 CMPA");
+    GEL_WatchAdd("*0x688A,x","ePWM3 CMPB");
+}
+hotmenu ePWM3_AQ_Regs()
+{
+    GEL_WatchAdd("*0x688B,x","ePWM3 AQCTLA");
+    GEL_WatchAdd("*0x688C,x","ePWM3 AQCTLB");
+    GEL_WatchAdd("*0x688D,x","ePWM3 AQSFRC");
+    GEL_WatchAdd("*0x688E,x","ePWM3 AQCSFRC");
+}
+hotmenu ePWM3_DB_Regs()
+{
+    GEL_WatchAdd("*0x688F,x","ePWM3 DBCTL");
+    GEL_WatchAdd("*0x6890,x","ePWM3 DBRED");
+    GEL_WatchAdd("*0x6891,x","ePWM3 DBFED");
+}
+hotmenu ePWM3_TZ_Regs()
+{
+    GEL_WatchAdd("*0x6892,x","ePWM3 TZSEL");
+    GEL_WatchAdd("*0x6894,x","ePWM3 TZCTL");
+    GEL_WatchAdd("*0x6895,x","ePWM3 TZEINT");
+    GEL_WatchAdd("*0x6896,x","ePWM3 TZFLG");
+    GEL_WatchAdd("*0x6897,x","ePWM3 TZCLR");
+    GEL_WatchAdd("*0x6898,x","ePWM3 TZFRC");
+}
+hotmenu ePWM3_ET_Regs()
+{
+    GEL_WatchAdd("*0x6899,x","ePWM3 ETSEL");
+    GEL_WatchAdd("*0x689A,x","ePWM3 ETPS");
+    GEL_WatchAdd("*0x689B,x","ePWM3 ETFLG");
+    GEL_WatchAdd("*0x689C,x","ePWM3 ETCLR");
+    GEL_WatchAdd("*0x689D,x","ePWM3 ETFRC");
+}
+hotmenu ePWM4_All_Regs()
+{
+    GEL_WatchAdd("*0x68C0,x","ePWM4 TBCTL");
+    GEL_WatchAdd("*0x68C1,x","ePWM4 TBSTS");
+    GEL_WatchAdd("*0x68C2,x","ePWM4 TBPHSHR");
+    GEL_WatchAdd("*0x68C3,x","ePWM4 TBPHS");
+    GEL_WatchAdd("*0x68C4,x","ePWM4 TBCTR");
+    GEL_WatchAdd("*0x68C5,x","ePWM4 TBPRD");
+    GEL_WatchAdd("*0x68C7,x","ePWM4 CMPCTL");
+    GEL_WatchAdd("*0x68C8,x","ePWM4 CMPAHR");
+    GEL_WatchAdd("*0x68C9,x","ePWM4 CMPA");
+    GEL_WatchAdd("*0x68CA,x","ePWM4 CMPB");
+    GEL_WatchAdd("*0x68CB,x","ePWM4 AQCTLA");
+    GEL_WatchAdd("*0x68CC,x","ePWM4 AQCTLB");
+    GEL_WatchAdd("*0x68CD,x","ePWM4 AQSFRC");
+    GEL_WatchAdd("*0x68CE,x","ePWM4 AQCSFRC");
+    GEL_WatchAdd("*0x68CF,x","ePWM4 DBCTL");
+    GEL_WatchAdd("*0x68D0,x","ePWM4 DBRED");
+    GEL_WatchAdd("*0x68D1,x","ePWM4 DBFED");
+    GEL_WatchAdd("*0x68D2,x","ePWM4 TZSEL");
+    GEL_WatchAdd("*0x68D3,x","ePWM4 TZDCSEL");
+    GEL_WatchAdd("*0x68D4,x","ePWM4 TZCTL");
+    GEL_WatchAdd("*0x68D5,x","ePWM4 TZEINT");
+    GEL_WatchAdd("*0x68D6,x","ePWM4 TZFLG");
+    GEL_WatchAdd("*0x68D7,x","ePWM4 TZCLR");
+    GEL_WatchAdd("*0x68D8,x","ePWM4 TZFRC");
+    GEL_WatchAdd("*0x68D9,x","ePWM4 ETSEL");
+    GEL_WatchAdd("*0x68DA,x","ePWM4 ETPS");
+    GEL_WatchAdd("*0x68DB,x","ePWM4 ETFLG");
+    GEL_WatchAdd("*0x68DC,x","ePWM4 ETCLR");
+    GEL_WatchAdd("*0x68DD,x","ePWM4 ETFRC");
+    GEL_WatchAdd("*0x68DE,x","ePWM4 PCCTL");
+    GEL_WatchAdd("*0x68E0,x","ePWM4 HRCNFG");
+}
+hotmenu ePWM4_TB_Regs()
+{
+    GEL_WatchAdd("*0x68C0,x","ePWM4 TBCTL");
+    GEL_WatchAdd("*0x68C1,x","ePWM4 TBSTS");
+    GEL_WatchAdd("*0x68C2,x","ePWM4 TBPHSHR");
+    GEL_WatchAdd("*0x68C3,x","ePWM4 TBPHS");
+    GEL_WatchAdd("*0x68C4,x","ePWM4 TBCTR");
+    GEL_WatchAdd("*0x68C5,x","ePWM4 TBPRD");
+}
+hotmenu ePWM4_CMP_Regs()
+{
+    GEL_WatchAdd("*0x68C7,x","ePWM4 CMPCTL");
+    GEL_WatchAdd("*0x68C8,x","ePWM4 CMPAHR");
+    GEL_WatchAdd("*0x68C9,x","ePWM4 CMPA");
+    GEL_WatchAdd("*0x68CA,x","ePWM4 CMPB");
+}
+hotmenu ePWM4_AQ_Regs()
+{
+    GEL_WatchAdd("*0x68CB,x","ePWM4 AQCTLA");
+    GEL_WatchAdd("*0x68CC,x","ePWM4 AQCTLB");
+    GEL_WatchAdd("*0x68CD,x","ePWM4 AQSFRC");
+    GEL_WatchAdd("*0x68CE,x","ePWM4 AQCSFRC");
+}
+hotmenu ePWM4_DB_Regs()
+{
+    GEL_WatchAdd("*0x68CF,x","ePWM4 DBCTL");
+    GEL_WatchAdd("*0x68D0,x","ePWM4 DBRED");
+    GEL_WatchAdd("*0x68D1,x","ePWM4 DBFED"); 
+}
+hotmenu ePWM4_TZ_Regs()
+{
+    GEL_WatchAdd("*0x68D2,x","ePWM4 TZSEL");
+    GEL_WatchAdd("*0x68D4,x","ePWM4 TZCTL");
+    GEL_WatchAdd("*0x68D5,x","ePWM4 TZEINT");
+    GEL_WatchAdd("*0x68D6,x","ePWM4 TZFLG");
+    GEL_WatchAdd("*0x68D7,x","ePWM4 TZCLR");
+    GEL_WatchAdd("*0x68D8,x","ePWM4 TZFRC");
+}
+hotmenu ePWM4_ET_Regs()
+{
+    GEL_WatchAdd("*0x68D9,x","ePWM4 ETSEL");
+    GEL_WatchAdd("*0x68DA,x","ePWM4 ETPS");
+    GEL_WatchAdd("*0x68DB,x","ePWM4 ETFLG");
+    GEL_WatchAdd("*0x68DC,x","ePWM4 ETCLR");
+    GEL_WatchAdd("*0x68DD,x","ePWM4 ETFRC");
+}
+hotmenu ePWM5_All_Regs()
+{
+    GEL_WatchAdd("*0x6900,x","ePWM5 TBCTL");
+    GEL_WatchAdd("*0x6901,x","ePWM5 TBSTS");
+    GEL_WatchAdd("*0x6902,x","ePWM5 TBPHSHR");
+    GEL_WatchAdd("*0x6903,x","ePWM5 TBPHS");
+    GEL_WatchAdd("*0x6904,x","ePWM5 TBCTR");
+    GEL_WatchAdd("*0x6905,x","ePWM5 TBPRD");
+    GEL_WatchAdd("*0x6907,x","ePWM5 CMPCTL");
+    GEL_WatchAdd("*0x6908,x","ePWM5 CMPAHR");
+    GEL_WatchAdd("*0x6909,x","ePWM5 CMPA");
+    GEL_WatchAdd("*0x690A,x","ePWM5 CMPB");
+    GEL_WatchAdd("*0x690B,x","ePWM5 AQCTLA");
+    GEL_WatchAdd("*0x690C,x","ePWM5 AQCTLB");
+    GEL_WatchAdd("*0x690D,x","ePWM5 AQSFRC");
+    GEL_WatchAdd("*0x690E,x","ePWM5 AQCSFRC");
+    GEL_WatchAdd("*0x690F,x","ePWM5 DBCTL");
+    GEL_WatchAdd("*0x6910,x","ePWM5 DBRED");
+    GEL_WatchAdd("*0x6911,x","ePWM5 DBFED");
+    GEL_WatchAdd("*0x6912,x","ePWM5 TZSEL");
+    GEL_WatchAdd("*0x6913,x","ePWM5 TZDCSEL");
+    GEL_WatchAdd("*0x6914,x","ePWM5 TZCTL");
+    GEL_WatchAdd("*0x6915,x","ePWM5 TZEINT");
+    GEL_WatchAdd("*0x6916,x","ePWM5 TZFLG");
+    GEL_WatchAdd("*0x6917,x","ePWM5 TZCLR");
+    GEL_WatchAdd("*0x6918,x","ePWM5 TZFRC");
+    GEL_WatchAdd("*0x6919,x","ePWM5 ETSEL");
+    GEL_WatchAdd("*0x691A,x","ePWM5 ETPS");
+    GEL_WatchAdd("*0x691B,x","ePWM5 ETFLG");
+    GEL_WatchAdd("*0x691C,x","ePWM5 ETCLR");
+    GEL_WatchAdd("*0x691D,x","ePWM5 ETFRC");
+    GEL_WatchAdd("*0x691E,x","ePWM5 PCCTL");
+    GEL_WatchAdd("*0x6920,x","ePWM5 HRCNFG");
+}
+hotmenu ePWM5_TB_Regs()
+{
+    GEL_WatchAdd("*0x6900,x","ePWM5 TBCTL");
+    GEL_WatchAdd("*0x6901,x","ePWM5 TBSTS");
+    GEL_WatchAdd("*0x6902,x","ePWM5 TBPHSHR");
+    GEL_WatchAdd("*0x6903,x","ePWM5 TBPHS");
+    GEL_WatchAdd("*0x6904,x","ePWM5 TBCTR");
+    GEL_WatchAdd("*0x6905,x","ePWM5 TBPRD");
+}
+hotmenu ePWM5_CMP_Regs()
+{
+    GEL_WatchAdd("*0x6907,x","ePWM5 CMPCTL");
+    GEL_WatchAdd("*0x6908,x","ePWM5 CMPAHR");
+    GEL_WatchAdd("*0x6909,x","ePWM5 CMPA");
+    GEL_WatchAdd("*0x690A,x","ePWM5 CMPB");
+}
+hotmenu ePWM5_AQ_Regs()
+{
+    GEL_WatchAdd("*0x690B,x","ePWM5 AQCTLA");
+    GEL_WatchAdd("*0x690C,x","ePWM5 AQCTLB");
+    GEL_WatchAdd("*0x690D,x","ePWM5 AQSFRC");
+    GEL_WatchAdd("*0x690E,x","ePWM5 AQCSFRC");
+}
+hotmenu ePWM5_DB_Regs()
+{
+    GEL_WatchAdd("*0x690F,x","ePWM5 DBCTL");
+    GEL_WatchAdd("*0x6910,x","ePWM5 DBRED");
+    GEL_WatchAdd("*0x6911,x","ePWM5 DBFED"); 
+}
+hotmenu ePWM5_TZ_Regs()
+{
+    GEL_WatchAdd("*0x6912,x","ePWM5 TZSEL");
+    GEL_WatchAdd("*0x6914,x","ePWM5 TZCTL");
+    GEL_WatchAdd("*0x6915,x","ePWM5 TZEINT");
+    GEL_WatchAdd("*0x6916,x","ePWM5 TZFLG");
+    GEL_WatchAdd("*0x6917,x","ePWM5 TZCLR");
+    GEL_WatchAdd("*0x6918,x","ePWM5 TZFRC");
+}
+hotmenu ePWM5_ET_Regs()
+{
+    GEL_WatchAdd("*0x6919,x","ePWM5 ETSEL");
+    GEL_WatchAdd("*0x691A,x","ePWM5 ETPS");
+    GEL_WatchAdd("*0x691B,x","ePWM5 ETFLG");
+    GEL_WatchAdd("*0x691C,x","ePWM5 ETCLR");
+    GEL_WatchAdd("*0x691D,x","ePWM5 ETFRC");
+}
+hotmenu ePWM6_All_Regs()
+{
+    GEL_WatchAdd("*0x6940,x","ePWM6 TBCTL");
+    GEL_WatchAdd("*0x6941,x","ePWM6 TBSTS");
+    GEL_WatchAdd("*0x6942,x","ePWM6 TBPHSHR");
+    GEL_WatchAdd("*0x6943,x","ePWM6 TBPHS");
+    GEL_WatchAdd("*0x6944,x","ePWM6 TBCTR");
+    GEL_WatchAdd("*0x6945,x","ePWM6 TBPRD");
+    GEL_WatchAdd("*0x6947,x","ePWM6 CMPCTL");
+    GEL_WatchAdd("*0x6948,x","ePWM6 CMPAHR");
+    GEL_WatchAdd("*0x6949,x","ePWM6 CMPA");
+    GEL_WatchAdd("*0x694A,x","ePWM6 CMPB");
+    GEL_WatchAdd("*0x694B,x","ePWM6 AQCTLA");
+    GEL_WatchAdd("*0x694C,x","ePWM6 AQCTLB");
+    GEL_WatchAdd("*0x694D,x","ePWM6 AQSFRC");
+    GEL_WatchAdd("*0x694E,x","ePWM6 AQCSFRC");
+    GEL_WatchAdd("*0x694F,x","ePWM6 DBCTL");
+    GEL_WatchAdd("*0x6950,x","ePWM6 DBRED");
+    GEL_WatchAdd("*0x6951,x","ePWM6 DBFED");
+    GEL_WatchAdd("*0x6952,x","ePWM6 TZSEL");
+    GEL_WatchAdd("*0x6953,x","ePWM6 TZDCSEL");
+    GEL_WatchAdd("*0x6954,x","ePWM6 TZCTL");
+    GEL_WatchAdd("*0x6955,x","ePWM6 TZEINT");
+    GEL_WatchAdd("*0x6956,x","ePWM6 TZFLG");
+    GEL_WatchAdd("*0x6957,x","ePWM6 TZCLR");
+    GEL_WatchAdd("*0x6958,x","ePWM6 TZFRC");
+    GEL_WatchAdd("*0x6959,x","ePWM6 ETSEL");
+    GEL_WatchAdd("*0x695A,x","ePWM6 ETPS");
+    GEL_WatchAdd("*0x695B,x","ePWM6 ETFLG");
+    GEL_WatchAdd("*0x695C,x","ePWM6 ETCLR");
+    GEL_WatchAdd("*0x695D,x","ePWM6 ETFRC");
+    GEL_WatchAdd("*0x695E,x","ePWM6 PCCTL");
+    GEL_WatchAdd("*0x6960,x","ePWM6 HRCNFG");
+
+}
+hotmenu ePWM6_TB_Regs()
+{
+    GEL_WatchAdd("*0x6940,x","ePWM6 TBCTL");
+    GEL_WatchAdd("*0x6941,x","ePWM6 TBSTS");
+    GEL_WatchAdd("*0x6942,x","ePWM6 TBPHSHR");
+    GEL_WatchAdd("*0x6943,x","ePWM6 TBPHS");
+    GEL_WatchAdd("*0x6944,x","ePWM6 TBCTR");
+    GEL_WatchAdd("*0x6945,x","ePWM6 TBPRD");
+}
+hotmenu ePWM6_CMP_Regs()
+{
+    GEL_WatchAdd("*0x6947,x","ePWM6 CMPCTL");
+    GEL_WatchAdd("*0x6948,x","ePWM6 CMPAHR");
+    GEL_WatchAdd("*0x6949,x","ePWM6 CMPA");
+    GEL_WatchAdd("*0x694A,x","ePWM6 CMPB");
+}
+hotmenu ePWM6_AQ_Regs()
+{
+    GEL_WatchAdd("*0x694B,x","ePWM6 AQCTLA");
+    GEL_WatchAdd("*0x694C,x","ePWM6 AQCTLB");
+    GEL_WatchAdd("*0x694D,x","ePWM6 AQSFRC");
+    GEL_WatchAdd("*0x694E,x","ePWM6 AQCSFRC");
+}
+hotmenu ePWM6_DB_Regs()
+{
+    GEL_WatchAdd("*0x694F,x","ePWM6 DBCTL");
+    GEL_WatchAdd("*0x6950,x","ePWM6 DBRED");
+    GEL_WatchAdd("*0x6951,x","ePWM6 DBFED");
+}
+hotmenu ePWM6_TZ_Regs()
+{
+    GEL_WatchAdd("*0x6952,x","ePWM6 TZSEL");
+    GEL_WatchAdd("*0x6954,x","ePWM6 TZCTL");
+    GEL_WatchAdd("*0x6955,x","ePWM6 TZEINT");
+    GEL_WatchAdd("*0x6956,x","ePWM6 TZFLG");
+    GEL_WatchAdd("*0x6957,x","ePWM6 TZCLR");
+    GEL_WatchAdd("*0x6958,x","ePWM6 TZFRC");
+}
+hotmenu ePWM6_ET_Regs()
+{
+    GEL_WatchAdd("*0x6959,x","ePWM6 ETSEL");
+    GEL_WatchAdd("*0x695A,x","ePWM6 ETPS");
+    GEL_WatchAdd("*0x695B,x","ePWM6 ETFLG");
+    GEL_WatchAdd("*0x695C,x","ePWM6 ETCLR");
+    GEL_WatchAdd("*0x695D,x","ePWM6 ETFRC");
+}
+
+
+/********************************************************************/
+/* Enhanced EQEP Registers                                          */
+/********************************************************************/
+menuitem "Watch eQEP"
+
+hotmenu eQEP1_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6B00,x","eQEP1 QPOSCNT");
+    GEL_WatchAdd("*(long *)0x6B02,x","eQEP1 QPOSINIT");
+    GEL_WatchAdd("*(long *)0x6B04,x","eQEP1 QPOSMAX");
+    GEL_WatchAdd("*(long *)0x6B06,x","eQEP1 QPOSCMP");
+    GEL_WatchAdd("*(long *)0x6B08,x","eQEP1 QPOSILAT");
+    GEL_WatchAdd("*(long *)0x6B0A,x","eQEP1 QPOSSLAT");
+    GEL_WatchAdd("*(long *)0x6B0C,x","eQEP1 QPOSLAT");
+    GEL_WatchAdd("*(long *)0x6B0E,x","eQEP1 QUTMR");
+    GEL_WatchAdd("*(long *)0x6B10,x","eQEP1 QUPRD");
+    GEL_WatchAdd("*0x6B12,x","eQEP1 QWDTMR");
+    GEL_WatchAdd("*0x6B13,x","eQEP1 QWDPRD");
+    GEL_WatchAdd("*0x6B14,x","eQEP1 QDECCTL");
+    GEL_WatchAdd("*0x6B15,x","eQEP1 QEPCTL");
+    GEL_WatchAdd("*0x6B16,x","eQEP1 QCAPCTL");
+    GEL_WatchAdd("*0x6B17,x","eQEP1 QPOSCTL");
+    GEL_WatchAdd("*0x6B18,x","eQEP1 QEINT");
+    GEL_WatchAdd("*0x6B19,x","eQEP1 QFLG");
+    GEL_WatchAdd("*0x6B1A,x","eQEP1 QCLR");
+    GEL_WatchAdd("*0x6B1B,x","eQEP1 QFRC");
+    GEL_WatchAdd("*0x6B1C,x","eQEP1 QEPSTS");
+    GEL_WatchAdd("*0x6B1D,x","eQEP1 QCTMR");
+    GEL_WatchAdd("*0x6B1E,x","eQEP1 QCPRD");
+    GEL_WatchAdd("*0x6B1F,x","eQEP1 QCTMRLAT");
+    GEL_WatchAdd("*0x6B20,x","eQEP1 QCPRDLAT");
+}
+hotmenu eQEP2_All_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6B40,x","eQEP2 QPOSCNT");
+    GEL_WatchAdd("*(long *)0x6B42,x","eQEP2 QPOSINIT");
+    GEL_WatchAdd("*(long *)0x6B44,x","eQEP2 QPOSMAX");
+    GEL_WatchAdd("*(long *)0x6B46,x","eQEP2 QPOSCMP");
+    GEL_WatchAdd("*(long *)0x6B48,x","eQEP2 QPOSILAT");
+    GEL_WatchAdd("*(long *)0x6B4A,x","eQEP2 QPOSSLAT");
+    GEL_WatchAdd("*(long *)0x6B4C,x","eQEP2 QPOSLAT");
+    GEL_WatchAdd("(long *)*0x6B4E,x","eQEP2 QUTMR");
+    GEL_WatchAdd("*(long *)0x6B50,x","eQEP2 QUPRD");
+    GEL_WatchAdd("*0x6B52,x","eQEP2 QWDTMR");
+    GEL_WatchAdd("*0x6B53,x","eQEP2 QWDPRD");
+    GEL_WatchAdd("*0x6B54,x","eQEP2 QDECCTL");
+    GEL_WatchAdd("*0x6B55,x","eQEP2 QEPCTL");
+    GEL_WatchAdd("*0x6B56,x","eQEP2 QCAPCTL");
+    GEL_WatchAdd("*0x6B57,x","eQEP2 QPOSCTL");
+    GEL_WatchAdd("*0x6B58,x","eQEP2 QEINT");
+    GEL_WatchAdd("*0x6B59,x","eQEP2 QFLG");
+    GEL_WatchAdd("*0x6B5A,x","eQEP2 QCLR");
+    GEL_WatchAdd("*0x6B5B,x","eQEP2 QFRC");
+    GEL_WatchAdd("*0x6B5C,x","eQEP2 QEPSTS");
+    GEL_WatchAdd("*0x6B5D,x","eQEP2 QCTMR");
+    GEL_WatchAdd("*0x6B5E,x","eQEP2 QCPRD");
+    GEL_WatchAdd("*0x6B5F,x","eQEP2 QCTMRLAT");
+    GEL_WatchAdd("*0x6B60,x","eQEP2 QCPRDLAT");
+}
+
+
+/********************************************************************/
+/* External Interface Registers                                     */
+/********************************************************************/
+menuitem "Watch External Interface Registers";
+
+hotmenu All_External_Interface_Regs()
+{
+    GEL_WatchAdd("*(long *)0x0B20,x","XTIMING0");
+    GEL_WatchAdd("*(long *)0x0B2C,x","XTIMING6");
+    GEL_WatchAdd("*(long *)0x0B2E,x","XTIMING7");
+    GEL_WatchAdd("*(long *)0x0B34,x","XINTCNF2");
+    GEL_WatchAdd("*0x0B38,x","XBANK");
+    GEL_WatchAdd("*0x0B3A,x","XREVISION");
+    GEL_WatchAdd("*0x0B3D,x","XRESET");
+}
+
+/********************************************************************/
+/* External Interrupt Registers                                     */
+/********************************************************************/
+menuitem "Watch External Interrupt Registers";
+
+hotmenu All_XINT_Regs()
+{
+    GEL_WatchAdd("*0x7070,x","XINT1CR");
+    GEL_WatchAdd("*0x7071,x","XINT2CR");
+    GEL_WatchAdd("*0x7072,x","XINT3CR");
+    GEL_WatchAdd("*0x7073,x","XINT4CR");
+    GEL_WatchAdd("*0x7074,x","XINT5CR");
+    GEL_WatchAdd("*0x7075,x","XINT6CR");
+    GEL_WatchAdd("*0x7076,x","XINT7CR");
+    GEL_WatchAdd("*0x7077,x","XNMICR");
+    GEL_WatchAdd("*0x7078,x","XINT1CTR");
+    GEL_WatchAdd("*0x7079,x","XINT2CTR");
+    GEL_WatchAdd("*0x707F,x","XNMICTR");
+}
+hotmenu XINT_Control_Regs()
+{
+    GEL_WatchAdd("*0x7070,x","XINT1CR");
+    GEL_WatchAdd("*0x7071,x","XINT2CR");
+    GEL_WatchAdd("*0x7072,x","XINT3CR");
+    GEL_WatchAdd("*0x7073,x","XINT4CR");
+    GEL_WatchAdd("*0x7074,x","XINT5CR");
+    GEL_WatchAdd("*0x7075,x","XINT6CR");
+    GEL_WatchAdd("*0x7076,x","XINT7CR");
+    GEL_WatchAdd("*0x7077,x","XNMICR");
+}
+hotmenu XINT_Counter_Regs()
+{
+    GEL_WatchAdd("*0x7078,x","XINT1CTR");
+    GEL_WatchAdd("*0x7079,x","XINT2CTR");
+    GEL_WatchAdd("*0x707F,x","XNMICTR");
+}
+
+
+/********************************************************************/
+/* FPU Registers                                                    */
+/********************************************************************/
+menuitem "Watch FPU Registers"
+
+hotmenu All_FPU_Single_Precision_Regs()
+{
+    GEL_WatchAdd("RB");
+    GEL_WatchAdd("STF");
+    GEL_WatchAdd("R0H");
+    GEL_WatchAdd("R1H");
+    GEL_WatchAdd("R2H");
+    GEL_WatchAdd("R3H");
+    GEL_WatchAdd("R4H");
+    GEL_WatchAdd("R5H");
+    GEL_WatchAdd("R6H");
+    GEL_WatchAdd("R7H");
+}
+
+
+/********************************************************************/
+/* GPIO Registers                                                   */
+/********************************************************************/
+menuitem "Watch GPIO Registers";
+
+hotmenu All_GPIO_CONTROL_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6F80,x","GPACTRL");
+    GEL_WatchAdd("*(long *)0x6F82,x","GPAQSEL1");
+    GEL_WatchAdd("*(long *)0x6F84,x","GPAQSEL2");
+    GEL_WatchAdd("*(long *)0x6F86,x","GPAMUX1");
+    GEL_WatchAdd("*(long *)0x6F88,x","GPAMUX2");
+    GEL_WatchAdd("*(long *)0x6F8A,x","GPADIR");
+    GEL_WatchAdd("*(long *)0x6F8C,x","GPAPUD");
+
+    GEL_WatchAdd("*(long *)0x6F90,x","GPBCTRL");
+    GEL_WatchAdd("*(long *)0x6F92,x","GPBQSEL1");
+    GEL_WatchAdd("*(long *)0x6F94,x","GPBQSEL2");
+    GEL_WatchAdd("*(long *)0x6F96,x","GPBMUX1");
+    GEL_WatchAdd("*(long *)0x6F98,x","GPBMUX2");
+    GEL_WatchAdd("*(long *)0x6F9A,x","GPBDIR");
+    GEL_WatchAdd("*(long *)0x6F9C,x","GPBPUD");
+
+    GEL_WatchAdd("*(long *)0x6FA6,x","GPCMUX1");
+    GEL_WatchAdd("*(long *)0x6FA8,x","GPCMUX2");
+    GEL_WatchAdd("*(long *)0x6FAA,x","GPCDIR");
+    GEL_WatchAdd("*(long *)0x6FAC,x","GPCPUD");
+}
+hotmenu All_GPIO_DATA_Regs()
+{
+    GEL_WatchAdd("*(long *)0x6FC0,x","GPADAT");
+    GEL_WatchAdd("*(long *)0x6FC2,x","GPASET");
+    GEL_WatchAdd("*(long *)0x6FC4,x","GPACLEAR");
+    GEL_WatchAdd("*(long *)0x6FC6,x","GPATOGGLE");
+    
+    GEL_WatchAdd("*(long *)0x6FC8,x","GPBDAT");
+    GEL_WatchAdd("*(long *)0x6FCA,x","GPBSET");
+    GEL_WatchAdd("*(long *)0x6FCC,x","GPBCLEAR");
+    GEL_WatchAdd("*(long *)0x6FCE,x","GPBTOGGLE");
+
+    GEL_WatchAdd("*(long *)0x6FD0,x","GPCDAT");
+    GEL_WatchAdd("*(long *)0x6FD2,x","GPCSET");
+    GEL_WatchAdd("*(long *)0x6FD4,x","GPCCLEAR");
+    GEL_WatchAdd("*(long *)0x6FD6,x","GPCTOGGLE");
+}
+hotmenu All_GPIO_INTERRUPT_Regs()
+{
+    GEL_WatchAdd("*0x6FE0,x","GPIOXINT1SEL");
+    GEL_WatchAdd("*0x6FE1,x","GPIOXINT2SEL");
+    GEL_WatchAdd("*0x6FE2,x","GPIOXNMISEL");
+    GEL_WatchAdd("*0x6FE3,x","GPIOXINT3SEL");
+    GEL_WatchAdd("*0x6FE4,x","GPIOXINT4SEL");
+    GEL_WatchAdd("*0x6FE5,x","GPIOXINT5SEL");
+    GEL_WatchAdd("*0x6FE6,x","GPIOXINT6SEL");
+    GEL_WatchAdd("*0x6FE7,x","GPIOXINT7SEL");
+    GEL_WatchAdd("*(long *)0x6FE8,x","GPIOLPMSEL");
+}
+hotmenu All_GPA_Registers()
+{
+    GEL_WatchAdd("*(long *)0x6F80,x","GPACTRL");
+    GEL_WatchAdd("*(long *)0x6F82,x","GPAQSEL1");
+    GEL_WatchAdd("*(long *)0x6F84,x","GPAQSEL2");
+    GEL_WatchAdd("*(long *)0x6F86,x","GPAMUX1");
+    GEL_WatchAdd("*(long *)0x6F88,x","GPAMUX2");
+    GEL_WatchAdd("*(long *)0x6F8A,x","GPADIR");
+    GEL_WatchAdd("*(long *)0x6F8C,x","GPAPUD");
+    
+    GEL_WatchAdd("*(long *)0x6FC0,x","GPADAT");
+    GEL_WatchAdd("*(long *)0x6FC2,x","GPASET");
+    GEL_WatchAdd("*(long *)0x6FC4,x","GPACLEAR");
+    GEL_WatchAdd("*(long *)0x6FC6,x","GPATOGGLE");
+}
+hotmenu All_GPB_Registers()
+{
+    GEL_WatchAdd("*(long *)0x6F90,x","GPBCTRL");
+    GEL_WatchAdd("*(long *)0x6F92,x","GPBQSEL1");
+    GEL_WatchAdd("*(long *)0x6F94,x","GPBQSEL2");
+    GEL_WatchAdd("*(long *)0x6F96,x","GPBMUX1");
+    GEL_WatchAdd("*(long *)0x6F98,x","GPBMUX2");
+    GEL_WatchAdd("*(long *)0x6F9A,x","GPBDIR");
+    GEL_WatchAdd("*(long *)0x6F9C,x","GPBPUD");
+
+    GEL_WatchAdd("*(long *)0x6FC8,x","GPBDAT");
+    GEL_WatchAdd("*(long *)0x6FCA,x","GPBSET");
+    GEL_WatchAdd("*(long *)0x6FCC,x","GPBCLEAR");
+    GEL_WatchAdd("*(long *)0x6FCE,x","GPBTOGGLE");
+}
+hotmenu All_GPC_Registers()
+{
+    GEL_WatchAdd("*(long *)0x6FA6,x","GPCMUX1");
+    GEL_WatchAdd("*(long *)0x6FA8,x","GPCMUX2");
+    GEL_WatchAdd("*(long *)0x6FAA,x","GPCDIR");
+    GEL_WatchAdd("*(long *)0x6FAC,x","GPCPUD");
+
+    GEL_WatchAdd("*(long *)0x6FC8,x","GPBDAT");
+    GEL_WatchAdd("*(long *)0x6FCA,x","GPBSET");
+    GEL_WatchAdd("*(long *)0x6FCC,x","GPBCLEAR");
+    GEL_WatchAdd("*(long *)0x6FCE,x","GPBTOGGLE");
+
+    GEL_WatchAdd("*(long *)0x6FD0,x","GPCDAT");
+    GEL_WatchAdd("*(long *)0x6FD2,x","GPCSET");
+    GEL_WatchAdd("*(long *)0x6FD4,x","GPCCLEAR");
+    GEL_WatchAdd("*(long *)0x6FD6,x","GPCTOGGLE");
+}
+
+
+/********************************************************************/
+/* Multichannel Serial Port Registers                               */
+/********************************************************************/
+menuitem "Watch McBSP Registers";
+
+hotmenu All_McBSP_A_Regs()
+{
+    GEL_WatchAdd("*0x5000,x","McBSPA DRR2");
+    GEL_WatchAdd("*0x5001,x","McBSPA DRR1");
+    GEL_WatchAdd("*0x5002,x","McBSPA DXR2");
+    GEL_WatchAdd("*0x5003,x","McBSPA DXR1");
+    GEL_WatchAdd("*0x5004,x","McBSPA SPCR2");
+    GEL_WatchAdd("*0x5005,x","McBSPA SPCR1");
+    GEL_WatchAdd("*0x5006,x","McBSPA RCR2");
+    GEL_WatchAdd("*0x5007,x","McBSPA RCR1");
+    GEL_WatchAdd("*0x5008,x","McBSPA XCR2");
+    GEL_WatchAdd("*0x5009,x","McBSPA XCR1");
+    GEL_WatchAdd("*0x500A,x","McBSPA SRGR2");
+    GEL_WatchAdd("*0x500B,x","McBSPA SRGR1");
+    GEL_WatchAdd("*0x500C,x","McBSPA MCR2");
+    GEL_WatchAdd("*0x500D,x","McBSPA MCR1");
+    GEL_WatchAdd("*0x500E,x","McBSPA RCERA");
+    GEL_WatchAdd("*0x500F,x","McBSPA RCERB");
+    GEL_WatchAdd("*0x5010,x","McBSPA XCERA");
+    GEL_WatchAdd("*0x5011,x","McBSPA XCERB");
+    GEL_WatchAdd("*0x5012,x","McBSPA PCR1");
+    GEL_WatchAdd("*0x5013,x","McBSPA RCERC");
+    GEL_WatchAdd("*0x5014,x","McBSPA RCERD");
+    GEL_WatchAdd("*0x5015,x","McBSPA XCERC");
+    GEL_WatchAdd("*0x5016,x","McBSPA XCERD");
+    GEL_WatchAdd("*0x5017,x","McBSPA RCERE");
+    GEL_WatchAdd("*0x5018,x","McBSPA RCERF");
+    GEL_WatchAdd("*0x5019,x","McBSPA XCERE");
+    GEL_WatchAdd("*0x501A,x","McBSPA XCERF");
+    GEL_WatchAdd("*0x501B,x","McBSPA RCERG");
+    GEL_WatchAdd("*0x501C,x","McBSPA RCERH");
+    GEL_WatchAdd("*0x501D,x","McBSPA XCERG");
+    GEL_WatchAdd("*0x501E,x","McBSPA XCERH");
+    GEL_WatchAdd("*0x5023,x","McBSPA MFFINT");
+    GEL_WatchAdd("*0x503F,x","McBSPA Revision");
+}
+
+hotmenu All_McBSP_B_Regs()
+{
+    GEL_WatchAdd("*0x5040,x","McBSPB DRR2");
+    GEL_WatchAdd("*0x5041,x","McBSPB DRR1");
+    GEL_WatchAdd("*0x5042,x","McBSPB DXR2");
+    GEL_WatchAdd("*0x5043,x","McBSPB DXR1");
+    GEL_WatchAdd("*0x5044,x","McBSPB SPCR2");
+    GEL_WatchAdd("*0x5045,x","McBSPB SPCR1");
+    GEL_WatchAdd("*0x5046,x","McBSPB RCR2");
+    GEL_WatchAdd("*0x5047,x","McBSPB RCR1");
+    GEL_WatchAdd("*0x5048,x","McBSPB XCR2");
+    GEL_WatchAdd("*0x5049,x","McBSPB XCR1");
+    GEL_WatchAdd("*0x504A,x","McBSPB SRGR2");
+    GEL_WatchAdd("*0x504B,x","McBSPB SRGR1");
+    GEL_WatchAdd("*0x504C,x","McBSPB MCR2");
+    GEL_WatchAdd("*0x504D,x","McBSPB MCR1");
+    GEL_WatchAdd("*0x504E,x","McBSPB RCERA");
+    GEL_WatchAdd("*0x504F,x","McBSPB RCERB");
+    GEL_WatchAdd("*0x5050,x","McBSPB XCERA");
+    GEL_WatchAdd("*0x5051,x","McBSPB XCERB");
+    GEL_WatchAdd("*0x5052,x","McBSPB PCR1");
+    GEL_WatchAdd("*0x5053,x","McBSPB RCERC");
+    GEL_WatchAdd("*0x5054,x","McBSPB RCERD");
+    GEL_WatchAdd("*0x5055,x","McBSPB XCERC");
+    GEL_WatchAdd("*0x5056,x","McBSPB XCERD");
+    GEL_WatchAdd("*0x5057,x","McBSPB RCERE");
+    GEL_WatchAdd("*0x5058,x","McBSPB RCERF");
+    GEL_WatchAdd("*0x5059,x","McBSPB XCERE");
+    GEL_WatchAdd("*0x505A,x","McBSPB XCERF");
+    GEL_WatchAdd("*0x505B,x","McBSPB RCERG");
+    GEL_WatchAdd("*0x505C,x","McBSPB RCERH");
+    GEL_WatchAdd("*0x505D,x","McBSPB XCERG");
+    GEL_WatchAdd("*0x505E,x","McBSPB XCERH");
+    GEL_WatchAdd("*0x5063,x","McBSPB MFFINT");
+    GEL_WatchAdd("*0x506F,x","McBSPB Revision");
+}
+
+
+
+/********************************************************************/
+/* I2C Registers                                                    */
+/********************************************************************/
+menuitem "Watch I2C Registers";
+
+hotmenu All_I2C_Regs()
+{
+    GEL_WatchAdd("*0x7900,x","I2COAR");
+    GEL_WatchAdd("*0x7901,x","I2CIER");
+    GEL_WatchAdd("*0x7902,x","I2CSTR");
+    GEL_WatchAdd("*0x7903,x","I2CCLKL");
+    GEL_WatchAdd("*0x7904,x","I2CCLKH");
+    GEL_WatchAdd("*0x7905,x","I2CCNT");
+    GEL_WatchAdd("*0x7906,x","I2CDRR");
+    GEL_WatchAdd("*0x7907,x","I2CSAR");
+    GEL_WatchAdd("*0x7908,x","I2CDXR");
+    GEL_WatchAdd("*0x7909,x","I2CMDR");
+    GEL_WatchAdd("*0x790A,x","I2CISRC");
+    GEL_WatchAdd("*0x790C,x","I2CPSC");
+    GEL_WatchAdd("*0x7920,x","I2CFFTX");
+    GEL_WatchAdd("*0x7921,x","I2CFFRX");
+}
+
+
+/********************************************************************/
+/* Peripheral Interrupt Expansion Registers                         */
+/********************************************************************/
+menuitem "Watch Peripheral Interrupt Expansion Registers";
+
+hotmenu All_PIE_Regs()
+{
+    GEL_WatchAdd("*0x0CE0,x","PIECTRL");
+    GEL_WatchAdd("*0x0CE1,x","PIEACK");
+    GEL_WatchAdd("*0x0CE2,x","PIEIER1");
+    GEL_WatchAdd("*0x0CE3,x","PIEIFR1");
+    GEL_WatchAdd("*0x0CE4,x","PIEIER2");
+    GEL_WatchAdd("*0x0CE5,x","PIEIFR2");
+    GEL_WatchAdd("*0x0CE6,x","PIEIER3");
+    GEL_WatchAdd("*0x0CE7,x","PIEIFR3");
+    GEL_WatchAdd("*0x0CE8,x","PIEIER4");
+    GEL_WatchAdd("*0x0CE9,x","PIEIFR4");
+    GEL_WatchAdd("*0x0CEA,x","PIEIER5");
+    GEL_WatchAdd("*0x0CEB,x","PIEIFR5");
+    GEL_WatchAdd("*0x0CEC,x","PIEIER6");
+    GEL_WatchAdd("*0x0CED,x","PIEIFR6");
+    GEL_WatchAdd("*0x0CEE,x","PIEIER7");
+    GEL_WatchAdd("*0x0CEF,x","PIEIFR7");
+    GEL_WatchAdd("*0x0CF0,x","PIEIER8");
+    GEL_WatchAdd("*0x0CF1,x","PIEIFR8");
+    GEL_WatchAdd("*0x0CF2,x","PIEIER9");
+    GEL_WatchAdd("*0x0CF3,x","PIEIFR9");
+    GEL_WatchAdd("*0x0CF4,x","PIEIER10");
+    GEL_WatchAdd("*0x0CF5,x","PIEIFR10");
+    GEL_WatchAdd("*0x0CF6,x","PIEIER11");
+    GEL_WatchAdd("*0x0CF7,x","PIEIFR11");
+    GEL_WatchAdd("*0x0CF8,x","PIEIER12");
+    GEL_WatchAdd("*0x0CF9,x","PIEIFR12");
+}
+hotmenu PIECTRL()
+{
+    GEL_WatchAdd("*0x0CE0,x","PIECTRL");
+}
+hotmenu PIEACK()
+{
+    GEL_WatchAdd("*0x0CE1,x","PIEACK");
+}
+hotmenu PIEIER1_and_PIEIFR1()
+{
+    GEL_WatchAdd("*0x0CE2,x","PIEIER1");
+    GEL_WatchAdd("*0x0CE3,x","PIEIFR1");
+}
+hotmenu PIEIER2_and_PIEIFR2()
+{
+    GEL_WatchAdd("*0x0CE4,x","PIEIER2");
+    GEL_WatchAdd("*0x0CE5,x","PIEIFR2");
+}
+hotmenu PIEIER3_and_PIEIFR3()
+{
+    GEL_WatchAdd("*0x0CE6,x","PIEIER3");
+    GEL_WatchAdd("*0x0CE7,x","PIEIFR3");
+}
+hotmenu PIEIER4_and_PIEIFR4()
+{
+    GEL_WatchAdd("*0x0CE8,x","PIEIER4");
+    GEL_WatchAdd("*0x0CE9,x","PIEIFR4");
+}
+hotmenu PIEIER5_and_PIEIFR5()
+{
+    GEL_WatchAdd("*0x0CEA,x","PIEIER5");
+    GEL_WatchAdd("*0x0CEB,x","PIEIFR5");
+}
+hotmenu PIEIER6_and_PIEIFR6()
+{
+    GEL_WatchAdd("*0x0CEC,x","PIEIER6");
+    GEL_WatchAdd("*0x0CED,x","PIEIFR6");
+}
+hotmenu PIEIER7_and_PIEIFR7()
+{
+    GEL_WatchAdd("*0x0CEE,x","PIEIER7");
+    GEL_WatchAdd("*0x0CEF,x","PIEIFR7");
+}
+hotmenu PIEIER8_and_PIEIFR8()
+{
+    GEL_WatchAdd("*0x0CF0,x","PIEIER8");
+    GEL_WatchAdd("*0x0CF1,x","PIEIFR8");
+}
+hotmenu PIEIER9_and_PIEIFR9()
+{
+    GEL_WatchAdd("*0x0CF2,x","PIEIER9");
+    GEL_WatchAdd("*0x0CF3,x","PIEIFR9");
+}
+hotmenu PIEIFR10_and_PIEIFR10()
+{
+    GEL_WatchAdd("*0x0CF4,x","PIEIER10");
+    GEL_WatchAdd("*0x0CF5,x","PIEIFR10");
+}
+hotmenu PIEIER11_and_PIEIFR11()
+{
+    GEL_WatchAdd("*0x0CF6,x","PIEIER11");
+    GEL_WatchAdd("*0x0CF7,x","PIEIFR11");
+}
+hotmenu PIEIER12_and_PIEIFR12()
+{
+    GEL_WatchAdd("*0x0CF8,x","PIEIER12");
+    GEL_WatchAdd("*0x0CF9,x","PIEIFR12");
+}
+
+
+/********************************************************************/
+/* Serial Communication Interface Registers                         */
+/********************************************************************/
+menuitem "Watch SCI Registers";
+
+hotmenu SCI_A_All_Regs()
+{
+    GEL_WatchAdd("*0x7050,x","SCICCRA");
+    GEL_WatchAdd("*0x7051,x","SCICTL1A");
+    GEL_WatchAdd("*0x7052,x","SCIHBAUDA");
+    GEL_WatchAdd("*0x7053,x","SCILBAUDA");
+    GEL_WatchAdd("*0x7054,x","SCICTL2A");
+    GEL_WatchAdd("*0x7055,x","SCIRXSTA");
+    GEL_WatchAdd("*0x7056,x","SCIRXEMUA");
+    GEL_WatchAdd("*0x7057,x","SCIRXBUFA");
+    GEL_WatchAdd("*0x7059,x","SCITXBUFA");
+    GEL_WatchAdd("*0x705A,x","SCIFFTXA");
+    GEL_WatchAdd("*0x705B,x","SCIFFRXA");
+    GEL_WatchAdd("*0x705C,x","SCIFFCTA");
+    GEL_WatchAdd("*0x705F,x","SCIPRIA");
+}
+hotmenu SCI_A_FIFO_Registers()
+{
+    GEL_WatchAdd("*0x705A,x","SCIFFTXA");
+    GEL_WatchAdd("*0x705B,x","SCIFFRXA");
+    GEL_WatchAdd("*0x705C,x","SCIFFCTA");
+}
+hotmenu SCI_B_All_Regs()
+{
+    GEL_WatchAdd("*0x7750,x","SCICCRB");
+    GEL_WatchAdd("*0x7751,x","SCICTL1B");
+    GEL_WatchAdd("*0x7752,x","SCIHBAUDB");
+    GEL_WatchAdd("*0x7753,x","SCILBAUDB");
+    GEL_WatchAdd("*0x7754,x","SCICTL2B");
+    GEL_WatchAdd("*0x7755,x","SCIRXSTB");
+    GEL_WatchAdd("*0x7756,x","SCIRXEMUB");
+    GEL_WatchAdd("*0x7757,x","SCIRXBUFB");
+    GEL_WatchAdd("*0x7759,x","SCITXBUFB");
+    GEL_WatchAdd("*0x775A,x","SCIFFTXB");
+    GEL_WatchAdd("*0x775B,x","SCIFFRXB");
+    GEL_WatchAdd("*0x775C,x","SCIFFCTB");
+    GEL_WatchAdd("*0x775F,x","SCIPRIB");
+}
+hotmenu SCI_B_FIFO_Registers()
+{
+    GEL_WatchAdd("*0x775A,x","SCIFFTXB");
+    GEL_WatchAdd("*0x775B,x","SCIFFRXB");
+    GEL_WatchAdd("*0x775C,x","SCIFFCTB");
+}
+hotmenu SCI_C_All_Regs()
+{
+    GEL_WatchAdd("*0x7770,x","SCICCRC");
+    GEL_WatchAdd("*0x7771,x","SCICTL1C");
+    GEL_WatchAdd("*0x7772,x","SCIHBAUDC");
+    GEL_WatchAdd("*0x7773,x","SCILBAUDC");
+    GEL_WatchAdd("*0x7774,x","SCICTL2C");
+    GEL_WatchAdd("*0x7775,x","SCIRXSTC");
+    GEL_WatchAdd("*0x7776,x","SCIRXEMUC");
+    GEL_WatchAdd("*0x7777,x","SCIRXBUFC");
+    GEL_WatchAdd("*0x7779,x","SCITXBUFC");
+    GEL_WatchAdd("*0x777A,x","SCIFFTXC");
+    GEL_WatchAdd("*0x777B,x","SCIFFRXC");
+    GEL_WatchAdd("*0x777C,x","SCIFFCTC");
+    GEL_WatchAdd("*0x777F,x","SCIPRIC");
+}
+hotmenu SCI_C_FIFO_Registers()
+{
+    GEL_WatchAdd("*0x777A,x","SCIFFTXC");
+    GEL_WatchAdd("*0x777B,x","SCIFFRXC");
+    GEL_WatchAdd("*0x777C,x","SCIFFCTC");
+}
+
+
+/********************************************************************/
+/* Serial Peripheral Interface Registers                            */
+/********************************************************************/
+menuitem "Watch SPI Registers";
+
+hotmenu SPI_A_All_Regs()
+{
+    GEL_WatchAdd("*0x7040,x","SPIA SPICCR");
+    GEL_WatchAdd("*0x7041,x","SPIA SPICTL");
+    GEL_WatchAdd("*0x7042,x","SPIA SPIST");
+    GEL_WatchAdd("*0x7044,x","SPIA SPIBRR");
+    GEL_WatchAdd("*0x7046,x","SPIA SPIEMU");
+    GEL_WatchAdd("*0x7047,x","SPIA SPIRXBUF");
+    GEL_WatchAdd("*0x7048,x","SPIA SPITXBUF");
+    GEL_WatchAdd("*0x7049,x","SPIA SPIDAT");
+    GEL_WatchAdd("*0x704A,x","SPIA SPIFFTX");
+    GEL_WatchAdd("*0x704B,x","SPIA SPIFFRX");
+    GEL_WatchAdd("*0x704C,x","SPIA SPIFFCT");
+    GEL_WatchAdd("*0x704F,x","SPIA SPIPRI");
+}
+hotmenu SPI_A_FIFO_Registers()
+{
+    GEL_WatchAdd("*0x704A,x","SPIA SPIFFTX");
+    GEL_WatchAdd("*0x704B,x","SPIA SPIFFRX");
+    GEL_WatchAdd("*0x704C,x","SPIA SPIFFCT");
+}
+
+
+/********************************************************************/
+/* Watchdog Timer Registers                                         */
+/********************************************************************/
+menuitem "Watch Watchdog Timer Registers";
+
+hotmenu All_Watchdog_Regs()
+{
+    GEL_WatchAdd("*0x7023,x","WDCNTR");
+    GEL_WatchAdd("*0x7025,x","WDKEY");
+    GEL_WatchAdd("*0x7029,x","WDCR");
+    GEL_WatchAdd("*0x7022,x","SCSR");
+}
+
+/********************************************************************/
+/*** End of file ***/

Source/External/v120/DSP2833x_common/include/DSP2833x_DefaultIsr.h

@@ -0,0 +1,147 @@
+// TI File $Revision: /main/1 $
+// Checkin $Date: August 18, 2006   13:45:37 $
+//###########################################################################
+//
+// FILE:    DSP2833x_DefaultIsr.h
+//
+// TITLE:   DSP2833x Devices Default Interrupt Service Routines Definitions.
+//
+//###########################################################################
+// $TI Release: DSP2833x/DSP2823x Header Files V1.20 $
+// $Release Date: August 1, 2008 $
+//###########################################################################
+
+#ifndef DSP2833x_DEFAULT_ISR_H
+#define DSP2833x_DEFAULT_ISR_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+
+//---------------------------------------------------------------------------
+// Default Interrupt Service Routine Declarations:
+// 
+// The following function prototypes are for the 
+// default ISR routines used with the default PIE vector table.
+// This default vector table is found in the DSP2833x_PieVect.h 
+// file.  
+//
+
+// Non-Peripheral Interrupts:
+interrupt void INT13_ISR(void);     // XINT13 or CPU-Timer 1
+interrupt void INT14_ISR(void);     // CPU-Timer2
+interrupt void DATALOG_ISR(void);   // Datalogging interrupt
+interrupt void RTOSINT_ISR(void);   // RTOS interrupt
+interrupt void EMUINT_ISR(void);    // Emulation interrupt
+interrupt void NMI_ISR(void);       // Non-maskable interrupt
+interrupt void ILLEGAL_ISR(void);   // Illegal operation TRAP
+interrupt void USER1_ISR(void);     // User Defined trap 1
+interrupt void USER2_ISR(void);     // User Defined trap 2
+interrupt void USER3_ISR(void);     // User Defined trap 3
+interrupt void USER4_ISR(void);     // User Defined trap 4
+interrupt void USER5_ISR(void);     // User Defined trap 5
+interrupt void USER6_ISR(void);     // User Defined trap 6
+interrupt void USER7_ISR(void);     // User Defined trap 7
+interrupt void USER8_ISR(void);     // User Defined trap 8
+interrupt void USER9_ISR(void);     // User Defined trap 9
+interrupt void USER10_ISR(void);    // User Defined trap 10
+interrupt void USER11_ISR(void);    // User Defined trap 11
+interrupt void USER12_ISR(void);    // User Defined trap 12
+
+// Group 1 PIE Interrupt Service Routines:
+interrupt void  SEQ1INT_ISR(void);   // ADC Sequencer 1 ISR
+interrupt void  SEQ2INT_ISR(void);   // ADC Sequencer 2 ISR
+interrupt void  XINT1_ISR(void);     // External interrupt 1
+interrupt void  XINT2_ISR(void);     // External interrupt 2
+interrupt void  ADCINT_ISR(void);    // ADC
+interrupt void  TINT0_ISR(void);     // Timer 0
+interrupt void  WAKEINT_ISR(void);   // WD
+
+// Group 2 PIE Interrupt Service Routines:
+interrupt void EPWM1_TZINT_ISR(void);    // EPWM-1
+interrupt void EPWM2_TZINT_ISR(void);    // EPWM-2
+interrupt void EPWM3_TZINT_ISR(void);    // EPWM-3
+interrupt void EPWM4_TZINT_ISR(void);    // EPWM-4
+interrupt void EPWM5_TZINT_ISR(void);    // EPWM-5
+interrupt void EPWM6_TZINT_ISR(void);    // EPWM-6
+      
+// Group 3 PIE Interrupt Service Routines:
+interrupt void EPWM1_INT_ISR(void);    // EPWM-1
+interrupt void EPWM2_INT_ISR(void);    // EPWM-2
+interrupt void EPWM3_INT_ISR(void);    // EPWM-3
+interrupt void EPWM4_INT_ISR(void);    // EPWM-4
+interrupt void EPWM5_INT_ISR(void);    // EPWM-5
+interrupt void EPWM6_INT_ISR(void);    // EPWM-6
+      
+// Group 4 PIE Interrupt Service Routines:
+interrupt void ECAP1_INT_ISR(void);    // ECAP-1
+interrupt void ECAP2_INT_ISR(void);    // ECAP-2
+interrupt void ECAP3_INT_ISR(void);    // ECAP-3
+interrupt void ECAP4_INT_ISR(void);    // ECAP-4
+interrupt void ECAP5_INT_ISR(void);    // ECAP-5
+interrupt void ECAP6_INT_ISR(void);    // ECAP-6
+     
+// Group 5 PIE Interrupt Service Routines:
+interrupt void EQEP1_INT_ISR(void);    // EQEP-1
+interrupt void EQEP2_INT_ISR(void);    // EQEP-2
+
+// Group 6 PIE Interrupt Service Routines:
+interrupt void SPIRXINTA_ISR(void);   // SPI-A
+interrupt void SPITXINTA_ISR(void);   // SPI-A
+interrupt void MRINTA_ISR(void);      // McBSP-A
+interrupt void MXINTA_ISR(void);      // McBSP-A
+interrupt void MRINTB_ISR(void);      // McBSP-B
+interrupt void MXINTB_ISR(void);      // McBSP-B
+
+// Group 7 PIE Interrupt Service Routines:
+interrupt void DINTCH1_ISR(void);     // DMA-Channel 1
+interrupt void DINTCH2_ISR(void);     // DMA-Channel 2
+interrupt void DINTCH3_ISR(void);     // DMA-Channel 3
+interrupt void DINTCH4_ISR(void);     // DMA-Channel 4
+interrupt void DINTCH5_ISR(void);     // DMA-Channel 5
+interrupt void DINTCH6_ISR(void);     // DMA-Channel 6
+
+// Group 8 PIE Interrupt Service Routines: 
+interrupt void I2CINT1A_ISR(void);     // I2C-A
+interrupt void I2CINT2A_ISR(void);     // I2C-A
+interrupt void SCIRXINTC_ISR(void);    // SCI-C
+interrupt void SCITXINTC_ISR(void);    // SCI-C
+   
+// Group 9 PIE Interrupt Service Routines:
+interrupt void SCIRXINTA_ISR(void);    // SCI-A
+interrupt void SCITXINTA_ISR(void);    // SCI-A
+interrupt void SCIRXINTB_ISR(void);    // SCI-B
+interrupt void SCITXINTB_ISR(void);    // SCI-B
+interrupt void ECAN0INTA_ISR(void);    // eCAN-A
+interrupt void ECAN1INTA_ISR(void);    // eCAN-A
+interrupt void ECAN0INTB_ISR(void);    // eCAN-B
+interrupt void ECAN1INTB_ISR(void);    // eCAN-B
+
+// Group 10 PIE Interrupt Service Routines:
+ 
+// Group 11 PIE Interrupt Service Routines: 
+
+// Group 12 PIE Interrupt Service Routines: 
+interrupt void  XINT3_ISR(void);     // External interrupt 3
+interrupt void  XINT4_ISR(void);     // External interrupt 4
+interrupt void  XINT5_ISR(void);     // External interrupt 5
+interrupt void  XINT6_ISR(void);     // External interrupt 6
+interrupt void  XINT7_ISR(void);     // External interrupt 7
+interrupt void  LVF_ISR(void);       // Latched overflow flag
+interrupt void  LUF_ISR(void);       // Latched underflow flag
+
+// Catch-all for Reserved Locations For testing purposes:
+interrupt void PIE_RESERVED(void);       // Reserved for test
+interrupt void rsvd_ISR(void);           // for test
+interrupt void INT_NOTUSED_ISR(void);    // for unused interrupts
+
+#ifdef __cplusplus
+}
+#endif /* extern "C" */
+
+#endif    // end of DSP2833x_DEFAULT_ISR_H definition
+
+//===========================================================================
+// End of file.
+//===========================================================================

Source/External/v120/DSP2833x_common/include/DSP2833x_Dma_defines.h

@@ -0,0 +1,81 @@
+// TI File $Revision: /main/2 $
+// Checkin $Date: August 14, 2007   16:32:29 $
+//###########################################################################
+//
+// FILE:   DSP2833x_Dma_defines.h
+//
+// TITLE:  #defines used in DMA examples
+//
+//###########################################################################
+// $TI Release: DSP2833x/DSP2823x Header Files V1.20 $
+// $Release Date: August 1, 2008 $
+//###########################################################################
+
+#ifndef DSP2833x_DMA_DEFINES_H
+#define DSP2833x_DMA_DEFINES_H
+
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+// MODE
+//==========================
+// PERINTSEL bits
+#define DMA_SEQ1INT 1
+#define DMA_SEQ2INT 2
+#define DMA_XINT1   3
+#define DMA_XINT2   4
+#define DMA_XINT3   5
+#define DMA_XINT4   6
+#define DMA_XINT5   7
+#define DMA_XINT6   8
+#define DMA_XINT7   9
+#define DMA_XINT13  10
+#define DMA_TINT0   11
+#define DMA_TINT1   12
+#define DMA_TINT2   13
+#define DMA_MXEVTA  14
+#define DMA_MREVTA  15
+#define DMA_MXREVTB 16
+#define DMA_MREVTB  17
+// OVERINTE bit
+#define	OVRFLOW_DISABLE	0x0
+#define	OVEFLOW_ENABLE	0x1
+// PERINTE bit
+#define	PERINT_DISABLE	0x0
+#define	PERINT_ENABLE   0x1
+// CHINTMODE bits
+#define	CHINT_BEGIN		0x0
+#define	CHINT_END     	0x1
+// ONESHOT bits
+#define	ONESHOT_DISABLE	0x0
+#define	ONESHOT_ENABLE	0x1
+// CONTINOUS bit
+#define	CONT_DISABLE	0x0
+#define	CONT_ENABLE 	0x1
+// SYNCE bit
+#define	SYNC_DISABLE	0x0
+#define	SYNC_ENABLE     0x1
+// SYNCSEL bit
+#define	SYNC_SRC		0x0
+#define	SYNC_DST        0x1
+// DATASIZE bit
+#define	SIXTEEN_BIT    	0x0
+#define	THIRTYTWO_BIT   0x1
+// CHINTE bit
+#define	CHINT_DISABLE	0x0
+#define	CHINT_ENABLE   	0x1
+
+
+
+
+#ifdef __cplusplus
+}
+#endif /* extern "C" */
+
+#endif   // - end of DSP2833x_EPWM_DEFINES_H
+
+//===========================================================================
+// End of file.
+//===========================================================================

Source/External/v120/DSP2833x_common/include/DSP2833x_EPwm_defines.h

@@ -0,0 +1,164 @@
+// TI File $Revision: /main/1 $
+// Checkin $Date: August 18, 2006   13:45:39 $
+//###########################################################################
+//
+// FILE:   DSP2833x_EPwm_defines.h
+//
+// TITLE:  #defines used in ePWM examples examples
+// 
+//###########################################################################
+// $TI Release: DSP2833x/DSP2823x Header Files V1.20 $
+// $Release Date: August 1, 2008 $
+//###########################################################################
+
+#ifndef DSP2833x_EPWM_DEFINES_H
+#define DSP2833x_EPWM_DEFINES_H
+
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+// TBCTL (Time-Base Control)
+//==========================
+// CTRMODE bits
+#define	TB_COUNT_UP		0x0
+#define	TB_COUNT_DOWN	0x1
+#define	TB_COUNT_UPDOWN	0x2
+#define	TB_FREEZE		0x3
+// PHSEN bit
+#define	TB_DISABLE		0x0
+#define	TB_ENABLE		0x1
+// PRDLD bit
+#define	TB_SHADOW		0x0
+#define	TB_IMMEDIATE	0x1
+// SYNCOSEL bits
+#define	TB_SYNC_IN		0x0
+#define	TB_CTR_ZERO		0x1
+#define	TB_CTR_CMPB		0x2
+#define	TB_SYNC_DISABLE	0x3
+// HSPCLKDIV and CLKDIV bits
+#define	TB_DIV1			0x0
+#define	TB_DIV2			0x1
+#define	TB_DIV4			0x2
+// PHSDIR bit
+#define	TB_DOWN			0x0
+#define	TB_UP			0x1
+
+// CMPCTL (Compare Control)
+//==========================
+// LOADAMODE and LOADBMODE bits
+#define	CC_CTR_ZERO		0x0
+#define	CC_CTR_PRD		0x1
+#define	CC_CTR_ZERO_PRD	0x2
+#define	CC_LD_DISABLE	0x3
+// SHDWAMODE and SHDWBMODE bits
+#define	CC_SHADOW		0x0
+#define	CC_IMMEDIATE	0x1
+
+// AQCTLA and AQCTLB (Action Qualifier Control)
+//=============================================
+// ZRO, PRD, CAU, CAD, CBU, CBD bits
+#define	AQ_NO_ACTION	0x0
+#define	AQ_CLEAR		0x1
+#define	AQ_SET			0x2
+#define	AQ_TOGGLE		0x3
+
+// DBCTL (Dead-Band Control)
+//==========================
+// OUT MODE bits
+#define	DB_DISABLE		0x0
+#define	DBA_ENABLE		0x1
+#define	DBB_ENABLE		0x2
+#define	DB_FULL_ENABLE	0x3
+// POLSEL bits
+#define	DB_ACTV_HI		0x0
+#define	DB_ACTV_LOC		0x1
+#define	DB_ACTV_HIC		0x2
+#define	DB_ACTV_LO		0x3
+// IN MODE
+#define DBA_ALL         0x0
+#define DBB_RED_DBA_FED 0x1
+#define DBA_RED_DBB_FED 0x2
+#define DBB_ALL         0x3
+
+// CHPCTL (chopper control)
+//==========================
+// CHPEN bit
+#define	CHP_DISABLE		0x0
+#define	CHP_ENABLE		0x1
+// CHPFREQ bits
+#define	CHP_DIV1		0x0
+#define	CHP_DIV2		0x1
+#define	CHP_DIV3		0x2
+#define	CHP_DIV4		0x3
+#define	CHP_DIV5		0x4
+#define	CHP_DIV6		0x5
+#define	CHP_DIV7		0x6
+#define	CHP_DIV8		0x7
+// CHPDUTY bits
+#define	CHP1_8TH		0x0
+#define	CHP2_8TH		0x1
+#define	CHP3_8TH		0x2
+#define	CHP4_8TH		0x3
+#define	CHP5_8TH		0x4
+#define	CHP6_8TH		0x5
+#define	CHP7_8TH		0x6
+
+// TZSEL (Trip Zone Select)
+//==========================
+// CBCn and OSHTn bits
+#define	TZ_DISABLE		0x0
+#define	TZ_ENABLE		0x1
+
+// TZCTL (Trip Zone Control)
+//==========================
+// TZA and TZB bits
+#define	TZ_HIZ			0x0
+#define	TZ_FORCE_HI		0x1
+#define	TZ_FORCE_LO		0x2
+#define	TZ_NO_CHANGE	0x3
+
+// ETSEL (Event Trigger Select)
+//=============================
+#define	ET_CTR_ZERO		0x1
+#define	ET_CTR_PRD		0x2
+#define	ET_CTRU_CMPA	0x4
+#define	ET_CTRD_CMPA	0x5
+#define	ET_CTRU_CMPB	0x6
+#define	ET_CTRD_CMPB	0x7
+
+// ETPS (Event Trigger Pre-scale)
+//===============================
+// INTPRD, SOCAPRD, SOCBPRD bits
+#define	ET_DISABLE		0x0
+#define	ET_1ST			0x1
+#define	ET_2ND			0x2
+#define	ET_3RD			0x3
+
+
+//--------------------------------
+// HRPWM (High Resolution PWM)
+//================================
+// HRCNFG
+#define	HR_Disable		0x0
+#define	HR_REP			0x1
+#define	HR_FEP			0x2
+#define	HR_BEP			0x3
+
+#define	HR_CMP			0x0
+#define	HR_PHS			0x1
+
+#define	HR_CTR_ZERO		0x0
+#define	HR_CTR_PRD		0x1
+
+
+#ifdef __cplusplus
+}
+#endif /* extern "C" */
+
+#endif   // - end of DSP2833x_EPWM_DEFINES_H
+
+//===========================================================================
+// End of file.
+//===========================================================================

Source/External/v120/DSP2833x_common/include/DSP2833x_Examples.h

@@ -0,0 +1,143 @@
+// TI File $Revision: /main/9 $
+// Checkin $Date: July 2, 2008   14:31:12 $
+//###########################################################################
+//
+// FILE:   DSP2833x_Examples.h
+//
+// TITLE:  DSP2833x Device Definitions.
+//
+//###########################################################################
+// $TI Release: DSP2833x/DSP2823x Header Files V1.20 $
+// $Release Date: August 1, 2008 $
+//###########################################################################
+
+#ifndef DSP2833x_EXAMPLES_H
+#define DSP2833x_EXAMPLES_H
+
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+
+/*-----------------------------------------------------------------------------
+      Specify the PLL control register (PLLCR) and divide select (DIVSEL) value.
+-----------------------------------------------------------------------------*/
+//#define DSP28_DIVSEL   0   // Enable /4 for SYSCLKOUT
+//#define DSP28_DIVSEL   1 // Enable /4 for SYSCKOUT
+#define DSP28_DIVSEL     2 // Enable /2 for SYSCLKOUT
+//#define DSP28_DIVSEL     3 // Enable /1 for SYSCLKOUT
+
+#define DSP28_PLLCR	CLKMULT*2
+
+//#define DSP28_PLLCR   10
+//#define DSP28_PLLCR    9
+//#define DSP28_PLLCR    8
+//#define DSP28_PLLCR    7
+//#define DSP28_PLLCR    6
+//#define DSP28_PLLCR    5
+//#define DSP28_PLLCR    4
+//#define DSP28_PLLCR    3
+//#define DSP28_PLLCR    2
+//#define DSP28_PLLCR    1
+//#define DSP28_PLLCR    0  // PLL is bypassed in this mode
+//----------------------------------------------------------------------------
+
+
+/*-----------------------------------------------------------------------------
+      Specify the clock rate of the CPU (SYSCLKOUT) in nS.
+
+      Take into account the input clock frequency and the PLL multiplier
+      selected in step 1.
+
+      Use one of the values provided, or define your own.
+      The trailing L is required tells the compiler to treat
+      the number as a 64-bit value.
+
+      Only one statement should be uncommented.
+
+      Example 1:150 MHz devices:
+                CLKIN is a 30MHz crystal.
+
+                In step 1 the user specified PLLCR = 0xA for a
+                150Mhz CPU clock (SYSCLKOUT = 150MHz).
+
+                In this case, the CPU_RATE will be 6.667L
+                Uncomment the line:  #define CPU_RATE  6.667L
+
+      Example 2:  100 MHz devices:
+                  CLKIN is a 20MHz crystal.
+
+	              In step 1 the user specified PLLCR = 0xA for a
+	              100Mhz CPU clock (SYSCLKOUT = 100MHz).
+
+	              In this case, the CPU_RATE will be 10.000L
+                  Uncomment the line:  #define CPU_RATE  10.000L
+-----------------------------------------------------------------------------*/
+#define CPU_RATE    6.667L   // for a 150MHz CPU clock speed (SYSCLKOUT)
+//#define CPU_RATE    7.143L   // for a 140MHz CPU clock speed (SYSCLKOUT)
+//#define CPU_RATE    8.333L   // for a 120MHz CPU clock speed (SYSCLKOUT)
+//#define CPU_RATE   10.000L   // for a 100MHz CPU clock speed (SYSCLKOUT)
+//#define CPU_RATE   13.330L   // for a 75MHz CPU clock speed (SYSCLKOUT)
+//#define CPU_RATE   20.000L   // for a 50MHz CPU clock speed  (SYSCLKOUT)
+//#define CPU_RATE   33.333L   // for a 30MHz CPU clock speed  (SYSCLKOUT)
+//#define CPU_RATE   41.667L   // for a 24MHz CPU clock speed  (SYSCLKOUT)
+//#define CPU_RATE   50.000L   // for a 20MHz CPU clock speed  (SYSCLKOUT)
+//#define CPU_RATE   66.667L   // for a 15MHz CPU clock speed  (SYSCLKOUT)
+//#define CPU_RATE  100.000L   // for a 10MHz CPU clock speed  (SYSCLKOUT)
+
+//----------------------------------------------------------------------------
+
+/*-----------------------------------------------------------------------------
+      Target device (in DSP2833x_Device.h) determines CPU frequency
+      (for examples) - either 150 MHz (for 28335 and 28334) or 100 MHz
+      (for 28332). User does not have to change anything here.
+-----------------------------------------------------------------------------*/
+#if DSP28_28332                   // DSP28_28332 device only
+  #define CPU_FRQ_100MHZ    1     // 100 Mhz CPU Freq (20 MHz input freq)
+  #define CPU_FRQ_150MHZ    0
+#else
+  #define CPU_FRQ_100MHZ    0     // DSP28_28335||DSP28_28334
+  #define CPU_FRQ_150MHZ    1     // 150 MHz CPU Freq (30 MHz input freq) by DEFAULT
+#endif
+
+
+//---------------------------------------------------------------------------
+// Include Example Header Files:
+//
+
+#include "DSP2833x_GlobalPrototypes.h"         // Prototypes for global functions within the
+                                              // .c files.
+
+#include "DSP2833x_ePwm_defines.h"             // Macros used for PWM examples.
+#include "DSP2833x_Dma_defines.h"              // Macros used for DMA examples.
+#include "DSP2833x_I2C_defines.h"              // Macros used for I2C examples.
+
+#define PARTNO_28335  0xEF
+#define PARTNO_28334  0xEE
+#define PARTNO_28332  0xED
+#define PARTNO_28235  0xE8
+#define PARTNO_28234  0xE7
+#define PARTNO_28232  0xE6
+
+
+// Include files not used with DSP/BIOS
+#ifndef DSP28_BIOS
+#include "DSP2833x_DefaultISR.h"
+#endif
+
+
+// DO NOT MODIFY THIS LINE.
+#define DELAY_US(A)  DSP28x_usDelay(((((long double) A * 1000.0L) / (long double)CPU_RATE) - 9.0L) / 5.0L)
+
+
+#ifdef __cplusplus
+}
+#endif /* extern "C" */
+
+#endif  // end of DSP2833x_EXAMPLES_H definition
+
+
+//===========================================================================
+// End of file.
+//===========================================================================

Source/External/v120/DSP2833x_common/include/DSP2833x_GlobalPrototypes.h

@@ -0,0 +1,207 @@
+// TI File $Revision: /main/11 $
+// Checkin $Date: May 12, 2008   14:30:08 $
+//###########################################################################
+//
+// FILE:   DSP2833x_GlobalPrototypes.h
+//
+// TITLE:  Global prototypes for DSP2833x Examples
+//
+//###########################################################################
+// $TI Release: DSP2833x/DSP2823x Header Files V1.20 $
+// $Release Date: August 1, 2008 $
+//###########################################################################
+
+#ifndef DSP2833x_GLOBALPROTOTYPES_H
+#define DSP2833x_GLOBALPROTOTYPES_H
+
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/*---- shared global function prototypes -----------------------------------*/
+extern void InitAdc(void);
+
+extern void DMAInitialize(void);
+// DMA Channel 1
+extern void DMACH1AddrConfig(volatile Uint16 *DMA_Dest,volatile Uint16 *DMA_Source);
+extern void DMACH1BurstConfig(Uint16 bsize, int16 srcbstep, int16 desbstep);
+extern void DMACH1TransferConfig(Uint16 tsize, int16 srctstep, int16 deststep);
+extern void DMACH1WrapConfig(Uint16 srcwsize, int16 srcwstep, Uint16 deswsize, int16 deswstep);
+extern void DMACH1ModeConfig(Uint16 persel, Uint16 perinte, Uint16 oneshot, Uint16 cont, Uint16 synce, Uint16 syncsel, Uint16 ovrinte, Uint16 datasize, Uint16 chintmode, Uint16 chinte);
+extern void StartDMACH1(void);
+// DMA Channel 2
+extern void DMACH2AddrConfig(volatile Uint16 *DMA_Dest,volatile Uint16 *DMA_Source);
+extern void DMACH2BurstConfig(Uint16 bsize, int16 srcbstep, int16 desbstep);
+extern void DMACH2TransferConfig(Uint16 tsize, int16 srctstep, int16 deststep);
+extern void DMACH2WrapConfig(Uint16 srcwsize, int16 srcwstep, Uint16 deswsize, int16 deswstep);
+extern void DMACH2ModeConfig(Uint16 persel, Uint16 perinte, Uint16 oneshot, Uint16 cont, Uint16 synce, Uint16 syncsel, Uint16 ovrinte, Uint16 datasize, Uint16 chintmode, Uint16 chinte);
+extern void StartDMACH2(void);
+// DMA Channel 3
+extern void DMACH3AddrConfig(volatile Uint16 *DMA_Dest,volatile Uint16 *DMA_Source);
+extern void DMACH3BurstConfig(Uint16 bsize, int16 srcbstep, int16 desbstep);
+extern void DMACH3TransferConfig(Uint16 tsize, int16 srctstep, int16 deststep);
+extern void DMACH3WrapConfig(Uint16 srcwsize, int16 srcwstep, Uint16 deswsize, int16 deswstep);
+extern void DMACH3ModeConfig(Uint16 persel, Uint16 perinte, Uint16 oneshot, Uint16 cont, Uint16 synce, Uint16 syncsel, Uint16 ovrinte, Uint16 datasize, Uint16 chintmode, Uint16 chinte);
+extern void StartDMACH3(void);
+// DMA Channel 4
+extern void DMACH4AddrConfig(volatile Uint16 *DMA_Dest,volatile Uint16 *DMA_Source);
+extern void DMACH4BurstConfig(Uint16 bsize, int16 srcbstep, int16 desbstep);
+extern void DMACH4TransferConfig(Uint16 tsize, int16 srctstep, int16 deststep);
+extern void DMACH4WrapConfig(Uint16 srcwsize, int16 srcwstep, Uint16 deswsize, int16 deswstep);
+extern void DMACH4ModeConfig(Uint16 persel, Uint16 perinte, Uint16 oneshot, Uint16 cont, Uint16 synce, Uint16 syncsel, Uint16 ovrinte, Uint16 datasize, Uint16 chintmode, Uint16 chinte);
+extern void StartDMACH4(void);
+// DMA Channel 5
+extern void DMACH5AddrConfig(volatile Uint16 *DMA_Dest,volatile Uint16 *DMA_Source);
+extern void DMACH5BurstConfig(Uint16 bsize, int16 srcbstep, int16 desbstep);
+extern void DMACH5TransferConfig(Uint16 tsize, int16 srctstep, int16 deststep);
+extern void DMACH5WrapConfig(Uint16 srcwsize, int16 srcwstep, Uint16 deswsize, int16 deswstep);
+extern void DMACH5ModeConfig(Uint16 persel, Uint16 perinte, Uint16 oneshot, Uint16 cont, Uint16 synce, Uint16 syncsel, Uint16 ovrinte, Uint16 datasize, Uint16 chintmode, Uint16 chinte);
+extern void StartDMACH5(void);
+// DMA Channel 6
+extern void DMACH6AddrConfig(volatile Uint16 *DMA_Dest,volatile Uint16 *DMA_Source);
+extern void DMACH6BurstConfig(Uint16 bsize,Uint16 srcbstep, int16 desbstep);
+extern void DMACH6TransferConfig(Uint16 tsize, int16 srctstep, int16 deststep);
+extern void DMACH6WrapConfig(Uint16 srcwsize, int16 srcwstep, Uint16 deswsize, int16 deswstep);
+extern void DMACH6ModeConfig(Uint16 persel, Uint16 perinte, Uint16 oneshot, Uint16 cont, Uint16 synce, Uint16 syncsel, Uint16 ovrinte, Uint16 datasize, Uint16 chintmode, Uint16 chinte);
+extern void StartDMACH6(void);
+
+extern void InitPeripherals(void);
+#if DSP28_ECANA
+extern void InitECan(void);
+extern void InitECana(void);
+extern void InitECanGpio(void);
+extern void InitECanaGpio(void);
+#endif // endif DSP28_ECANA
+#if DSP28_ECANB
+extern void InitECanb(void);
+extern void InitECanbGpio(void);
+#endif // endif DSP28_ECANB
+extern void InitECap(void);
+extern void InitECapGpio(void);
+extern void InitECap1Gpio(void);
+extern void InitECap2Gpio(void);
+#if DSP28_ECAP3
+extern void InitECap3Gpio(void);
+#endif // endif DSP28_ECAP3
+#if DSP28_ECAP4
+extern void InitECap4Gpio(void);
+#endif // endif DSP28_ECAP4
+#if DSP28_ECAP5
+extern void InitECap5Gpio(void);
+#endif // endif DSP28_ECAP5
+#if DSP28_ECAP6
+extern void InitECap6Gpio(void);
+#endif // endif DSP28_ECAP6
+extern void InitEPwm(void);
+extern void InitEPwmGpio(void);
+extern void InitEPwm1Gpio(void);
+extern void InitEPwm2Gpio(void);
+extern void InitEPwm3Gpio(void);
+#if DSP28_EPWM4
+extern void InitEPwm4Gpio(void);
+#endif // endif DSP28_EPWM4
+#if DSP28_EPWM5
+extern void InitEPwm5Gpio(void);
+#endif // endif DSP28_EPWM5
+#if DSP28_EPWM6
+extern void InitEPwm6Gpio(void);
+#endif // endif DSP28_EPWM6
+#if DSP28_EQEP1
+extern void InitEQep(void);
+extern void InitEQepGpio(void);
+extern void InitEQep1Gpio(void);
+#endif // if DSP28_EQEP1
+#if DSP28_EQEP2
+extern void InitEQep2Gpio(void);
+#endif // endif DSP28_EQEP2
+extern void InitGpio(void);
+extern void InitI2CGpio(void);
+
+extern void InitMcbsp(void);
+extern void InitMcbspa(void);
+extern void delay_loop(void);
+extern void InitMcbspaGpio(void);
+extern void InitMcbspa8bit(void);
+extern void InitMcbspa12bit(void);
+extern void InitMcbspa16bit(void);
+extern void InitMcbspa20bit(void);
+extern void InitMcbspa24bit(void);
+extern void InitMcbspa32bit(void);
+#if DSP28_MCBSPB
+extern void InitMcbspb(void);
+extern void InitMcbspbGpio(void);
+extern void InitMcbspb8bit(void);
+extern void InitMcbspb12bit(void);
+extern void InitMcbspb16bit(void);
+extern void InitMcbspb20bit(void);
+extern void InitMcbspb24bit(void);
+extern void InitMcbspb32bit(void);
+#endif // endif DSP28_MCBSPB
+
+extern void InitPieCtrl(void);
+extern void InitPieVectTable(void);
+
+extern void InitSci(void);
+extern void InitSciGpio(void);
+extern void InitSciaGpio(void);
+#if DSP28_SCIB
+extern void InitScibGpio(void);
+#endif // endif DSP28_SCIB
+#if DSP28_SCIC
+extern void InitScicGpio(void);
+#endif
+extern void InitSpi(void);
+extern void InitSpiGpio(void);
+extern void InitSpiaGpio(void);
+extern void InitSysCtrl(void);
+extern void InitTzGpio(void);
+extern void InitXIntrupt(void);
+extern void XintfInit(void);
+extern void InitXintf16Gpio();
+extern void InitXintf32Gpio();
+extern void InitPll(Uint16 pllcr, Uint16 clkindiv);
+extern void InitPeripheralClocks(void);
+extern void EnableInterrupts(void);
+extern void DSP28x_usDelay(Uint32 Count);
+extern void ADC_cal (void);
+#define KickDog ServiceDog     // For compatiblity with previous versions
+extern void ServiceDog(void);
+extern void DisableDog(void);
+extern Uint16 CsmUnlock(void);
+
+// DSP28_DBGIER.asm
+extern void SetDBGIER(Uint16 dbgier);
+
+//                 CAUTION
+// This function MUST be executed out of RAM. Executing it
+// out of OTP/Flash will yield unpredictable results
+extern void InitFlash(void);
+
+
+void MemCopy(Uint16 *SourceAddr, Uint16* SourceEndAddr, Uint16* DestAddr);
+
+
+//---------------------------------------------------------------------------
+// External symbols created by the linker cmd file
+// DSP28 examples will use these to relocate code from one LOAD location
+// in either Flash or XINTF to a different RUN location in internal
+// RAM
+extern Uint16 RamfuncsLoadStart;
+extern Uint16 RamfuncsLoadEnd;
+extern Uint16 RamfuncsRunStart;
+
+extern Uint16 XintffuncsLoadStart;
+extern Uint16 XintffuncsLoadEnd;
+extern Uint16 XintffuncsRunStart;
+
+
+#ifdef __cplusplus
+}
+#endif /* extern "C" */
+
+#endif   // - end of DSP2833x_GLOBALPROTOTYPES_H
+
+//===========================================================================
+// End of file.
+//===========================================================================

Source/External/v120/DSP2833x_common/include/DSP2833x_I2c_defines.h

@@ -0,0 +1,117 @@
+// TI File $Revision: /main/2 $
+// Checkin $Date: April 16, 2008   17:16:47 $
+//###########################################################################
+//
+// FILE:	DSP2833x_I2cExample.h
+//
+// TITLE:	2833x I2C Example Code Definitions.
+//
+//###########################################################################
+// $TI Release: DSP2833x/DSP2823x Header Files V1.20 $
+// $Release Date: August 1, 2008 $
+//###########################################################################
+
+#ifndef DSP2833x_I2C_DEFINES_H
+#define DSP2833x_I2C_DEFINES_H
+
+//--------------------------------------------
+// Defines
+//--------------------------------------------
+
+// Error Messages
+#define I2C_ERROR               0xFFFF
+#define I2C_ARB_LOST_ERROR      0x0001
+#define I2C_NACK_ERROR          0x0002
+#define I2C_BUS_BUSY_ERROR      0x1000
+#define I2C_STP_NOT_READY_ERROR 0x5555
+#define I2C_NO_FLAGS            0xAAAA
+#define I2C_SUCCESS             0x0000
+
+// Clear Status Flags
+#define I2C_CLR_AL_BIT          0x0001
+#define I2C_CLR_NACK_BIT        0x0002
+#define I2C_CLR_ARDY_BIT        0x0004
+#define I2C_CLR_RRDY_BIT        0x0008
+#define I2C_CLR_SCD_BIT         0x0020
+
+// Interrupt Source Messages
+#define I2C_NO_ISRC             0x0000
+#define I2C_ARB_ISRC            0x0001
+#define I2C_NACK_ISRC           0x0002
+#define I2C_ARDY_ISRC           0x0003
+#define I2C_RX_ISRC             0x0004
+#define I2C_TX_ISRC             0x0005
+#define I2C_SCD_ISRC            0x0006
+#define I2C_AAS_ISRC            0x0007
+
+// I2CMSG structure defines
+#define I2C_NO_STOP  0
+#define I2C_YES_STOP 1
+#define I2C_RECEIVE  0
+#define I2C_TRANSMIT 1
+#define I2C_MAX_BUFFER_SIZE 16
+
+// I2C Slave State defines
+#define I2C_NOTSLAVE      0
+#define I2C_ADDR_AS_SLAVE 1
+#define I2C_ST_MSG_READY  2
+
+// I2C Slave Receiver messages defines
+#define I2C_SND_MSG1 1
+#define I2C_SND_MSG2 2
+
+// I2C State defines
+#define I2C_IDLE               0
+#define I2C_SLAVE_RECEIVER     1
+#define I2C_SLAVE_TRANSMITTER  2
+#define I2C_MASTER_RECEIVER    3
+#define I2C_MASTER_TRANSMITTER 4
+
+// I2C  Message Commands for I2CMSG struct
+#define I2C_MSGSTAT_INACTIVE          0x0000
+#define I2C_MSGSTAT_SEND_WITHSTOP     0x0010
+#define I2C_MSGSTAT_WRITE_BUSY        0x0011
+#define I2C_MSGSTAT_SEND_NOSTOP       0x0020
+#define I2C_MSGSTAT_SEND_NOSTOP_BUSY  0x0021
+#define I2C_MSGSTAT_RESTART           0x0022
+#define I2C_MSGSTAT_READ_BUSY         0x0023
+
+// Generic defines
+#define I2C_TRUE  1
+#define I2C_FALSE 0
+#define I2C_YES   1
+#define I2C_NO    0
+#define I2C_DUMMY_BYTE 0
+
+
+//--------------------------------------------
+// Structures
+//--------------------------------------------
+
+// I2C Message Structure
+struct I2CMSG {
+  Uint16 MsgStatus;				// Word stating what state msg is in:
+  								//   I2C_MSGCMD_INACTIVE = do not send msg
+  								//   I2C_MSGCMD_BUSY = msg start has been sent,
+  								//                     awaiting stop
+  								//   I2C_MSGCMD_SEND_WITHSTOP = command to send
+  								//       master trans msg complete with a stop bit
+  								//   I2C_MSGCMD_SEND_NOSTOP = command to send
+  								//       master trans msg without the stop bit
+  								//   I2C_MSGCMD_RESTART = command to send a restart
+  								//       as a master receiver with a stop bit
+  Uint16 SlaveAddress;			// I2C address of slave msg is intended for
+  Uint16 NumOfBytes;			// Num of valid bytes in (or to be put in MsgBuffer)
+  Uint16 MemoryHighAddr;		// EEPROM address of data associated with msg (high byte)
+  Uint16 MemoryLowAddr;			// EEPROM address of data associated with msg (low byte)
+  Uint16 MsgBuffer[I2C_MAX_BUFFER_SIZE];	// Array holding msg data - max that
+  										    // MAX_BUFFER_SIZE can be is 16 due to
+  										    // the FIFO's
+};
+
+
+#endif  // end of DSP2833x_I2C_DEFINES_H definition
+
+//===========================================================================
+// End of file.
+//===========================================================================

Source/External/v120/DSP2833x_common/include/DSP28x_Project.h

@@ -0,0 +1,22 @@
+
+// TI File $Revision: /main/1 $
+// Checkin $Date: April 22, 2008   14:35:56 $
+//###########################################################################
+//
+// FILE:   DSP28x_Project.h
+//
+// TITLE:  DSP28x Project Headerfile and Examples Include File
+//
+//###########################################################################
+// $TI Release: DSP2833x/DSP2823x Header Files V1.20 $
+// $Release Date: August 1, 2008 $
+//###########################################################################
+
+#ifndef DSP28x_PROJECT_H
+#define DSP28x_PROJECT_H
+
+#include "DSP2833x_Device.h"     // DSP2833x Headerfile Include File
+#include "DSP2833x_Examples.h"   // DSP2833x Examples Include File
+
+#endif  // end of DSP28x_PROJECT_H definition
+

Source/External/v120/DSP2833x_common/include/IQmathLib.h

@@ -0,0 +1,4493 @@
+// TI File $Revision: /main/2 $
+// Checkin $Date: July 10, 2008   10:59:52 $
+//###########################################################################
+//
+// FILE:    IQmathLib.h
+//
+// TITLE:   IQ Math library functions definitions.
+//
+//###########################################################################
+//
+// Ver  | dd-mmm-yyyy |  Who  | Description of changes
+// =====|=============|=======|==============================================
+//  1.3 | 19 Nov 2001 | A. T. | Original Release.
+// -----|-------------|-------|----------------------------------------------
+//  1.4 | 17 May 2002 | A. T. | Added new functions and support for
+//      |             |       | intrinsics IQmpy, IQxmpy, IQsat.
+// -----|-------------|-------|----------------------------------------------
+//  1.4a| 12 Jun 2002 | A. T. | Fixed problem with _IQ() operation on
+//      |             |       | variables.
+// -----|-------------|-------|----------------------------------------------
+//  1.4b| 18 Jun 2002 | A. T. | Fixed bug with _IQtoIQN() and _IQNtoIQ()
+//      |             |       | operations.
+// -----|-------------|-------|----------------------------------------------
+//  1.4d| 30 Mar 2003 | DA/SD | 1. Added macro parameters in parentheses
+//      |             |       |    in number of places where it matters
+//      |             |       | 2. Added macro definition to include header
+//      |             |       |    file multiple times in the program.
+// -----|-------------|-------|----------------------------------------------
+//  1.4e| 17 Jun 2004 | AT/DA | Added IQexp function.
+//      |             |       | Added IQasin & IQacos functions (thanks DA).
+// -----|-------------|-------|----------------------------------------------
+//  1.4f| 10 Mar 2005 | AT    | Fixed Bug In IQexp function.
+// -----|-------------|-------|----------------------------------------------
+//  1.5 | 30 Jan 2008 | LH    | 1. Changed the definion of the _IQatan2PU(A,B)
+//      |             |       |    macro for FLOAT_MATH so that a call to
+//      |             |       |    divide will not occur.
+//      |             |       | 2. If MATH_TYPE == FLOAT_MATH, then include the
+//      |             |       |    following standard headers: math.h
+//      |             |       |    stdlib.h.
+//      |             |       | 3. Added missing #defines for the non-global
+//      |             |       |    _IQatanN() function
+//      |             |       | 4. Adding missing definitions for absolute
+//      |             |       |    value when MATH_TYPE == FLOAT_MATH
+//      |             |       | 5. Included limits.h and changed the definition
+//      |             |       |    of MAX_IQ_NEG to LONG_MIN and MAX_IQ_POS
+//      |             |       |    to LONG_MAX
+//###########################################################################
+// $TI Release: DSP2833x/DSP2823x Header Files V1.20 $
+// $Release Date: August 1, 2008 $
+//###########################################################################
+//
+// User needs to configure "MATH_TYPE" and "GLOBAL_Q" values:
+//
+//---------------------------------------------------------------------------
+// Select math type, IQ_MATH or FLOAT_MATH:
+//
+
+#ifndef __IQMATHLIB_H_INCLUDED__
+#define __IQMATHLIB_H_INCLUDED__
+
+
+#define   FLOAT_MATH     1
+#define   IQ_MATH        0
+
+#ifndef   MATH_TYPE
+#define   MATH_TYPE      IQ_MATH
+#endif
+
+//---------------------------------------------------------------------------
+// Select global Q value and scaling. The Q value is limited to the
+// following range for all functions:
+//
+//        30 <= GLOBAL_Q <=  1
+//
+#ifndef   GLOBAL_Q
+#define   GLOBAL_Q       24
+#endif
+
+//---------------------------------------------------------------------------
+// If using FLOAT_MATH, include standard headers to avoid conversion issues
+//
+#if MATH_TYPE == FLOAT_MATH
+#include <math.h>
+#include <stdlib.h>
+#endif
+#include <limits.h>
+
+//---------------------------------------------------------------------------
+// Various Usefull Constant Definitions:
+//
+#define   QG          GLOBAL_Q
+#define   Q30         30
+#define   Q29         29
+#define   Q28         28
+#define   Q27         27
+#define   Q26         26
+#define   Q25         25
+#define   Q24         24
+#define   Q23         23
+#define   Q22         22
+#define   Q21         21
+#define   Q20         20
+#define   Q19         19
+#define   Q18         18
+#define   Q17         17
+#define   Q16         16
+#define   Q15         15
+#define   Q14         14
+#define   Q13         13
+#define   Q12         12
+#define   Q11         11
+#define   Q10         10
+#define   Q9          9
+#define   Q8          8
+#define   Q7          7
+#define   Q6          6
+#define   Q5          5
+#define   Q4          4
+#define   Q3          3
+#define   Q2          2
+#define   Q1          1
+
+#define   MAX_IQ_POS  LONG_MAX
+#define   MAX_IQ_NEG  LONG_MIN
+#define   MIN_IQ_POS  1
+#define   MIN_IQ_NEG  -1
+
+//###########################################################################
+#if MATH_TYPE == IQ_MATH
+//###########################################################################
+// If IQ_MATH is used, the following IQmath library function definitions
+// are used:
+//===========================================================================
+typedef   long    _iq;
+typedef   long    _iq30;
+typedef   long    _iq29;
+typedef   long    _iq28;
+typedef   long    _iq27;
+typedef   long    _iq26;
+typedef   long    _iq25;
+typedef   long    _iq24;
+typedef   long    _iq23;
+typedef   long    _iq22;
+typedef   long    _iq21;
+typedef   long    _iq20;
+typedef   long    _iq19;
+typedef   long    _iq18;
+typedef   long    _iq17;
+typedef   long    _iq16;
+typedef   long    _iq15;
+typedef   long    _iq14;
+typedef   long    _iq13;
+typedef   long    _iq12;
+typedef   long    _iq11;
+typedef   long    _iq10;
+typedef   long    _iq9;
+typedef   long    _iq8;
+typedef   long    _iq7;
+typedef   long    _iq6;
+typedef   long    _iq5;
+typedef   long    _iq4;
+typedef   long    _iq3;
+typedef   long    _iq2;
+typedef   long    _iq1;
+//---------------------------------------------------------------------------
+#define   _IQ30(A)      (long) ((A) * 1073741824.0L)
+#define   _IQ29(A)      (long) ((A) * 536870912.0L)
+#define   _IQ28(A)      (long) ((A) * 268435456.0L)
+#define   _IQ27(A)      (long) ((A) * 134217728.0L)
+#define   _IQ26(A)      (long) ((A) * 67108864.0L)
+#define   _IQ25(A)      (long) ((A) * 33554432.0L)
+#define   _IQ24(A)      (long) ((A) * 16777216.0L)
+#define   _IQ23(A)      (long) ((A) * 8388608.0L)
+#define   _IQ22(A)      (long) ((A) * 4194304.0L)
+#define   _IQ21(A)      (long) ((A) * 2097152.0L)
+#define   _IQ20(A)      (long) ((A) * 1048576.0L)
+#define   _IQ19(A)      (long) ((A) * 524288.0L)
+#define   _IQ18(A)      (long) ((A) * 262144.0L)
+#define   _IQ17(A)      (long) ((A) * 131072.0L)
+#define   _IQ16(A)      (long) ((A) * 65536.0L)
+#define   _IQ15(A)      (long) ((A) * 32768.0L)
+#define   _IQ14(A)      (long) ((A) * 16384.0L)
+#define   _IQ13(A)      (long) ((A) * 8192.0L)
+#define   _IQ12(A)      (long) ((A) * 4096.0L)
+#define   _IQ11(A)      (long) ((A) * 2048.0L)
+#define   _IQ10(A)      (long) ((A) * 1024.0L)
+#define   _IQ9(A)       (long) ((A) * 512.0L)
+#define   _IQ8(A)       (long) ((A) * 256.0L)
+#define   _IQ7(A)       (long) ((A) * 128.0L)
+#define   _IQ6(A)       (long) ((A) * 64.0L)
+#define   _IQ5(A)       (long) ((A) * 32.0L)
+#define   _IQ4(A)       (long) ((A) * 16.0L)
+#define   _IQ3(A)       (long) ((A) * 8.0L)
+#define   _IQ2(A)       (long) ((A) * 4.0L)
+#define   _IQ1(A)       (long) ((A) * 2.0L)
+
+#if GLOBAL_Q == 30
+#define   _IQ(A)  _IQ30(A)
+#endif
+#if GLOBAL_Q == 29
+#define   _IQ(A)  _IQ29(A)
+#endif
+#if GLOBAL_Q == 28
+#define   _IQ(A)  _IQ28(A)
+#endif
+#if GLOBAL_Q == 27
+#define   _IQ(A)  _IQ27(A)
+#endif
+#if GLOBAL_Q == 26
+#define   _IQ(A)  _IQ26(A)
+#endif
+#if GLOBAL_Q == 25
+#define   _IQ(A)  _IQ25(A)
+#endif
+#if GLOBAL_Q == 24
+#define   _IQ(A)  _IQ24(A)
+#endif
+#if GLOBAL_Q == 23
+#define   _IQ(A)  _IQ23(A)
+#endif
+#if GLOBAL_Q == 22
+#define   _IQ(A)  _IQ22(A)
+#endif
+#if GLOBAL_Q == 21
+#define   _IQ(A)  _IQ21(A)
+#endif
+#if GLOBAL_Q == 20
+#define   _IQ(A)  _IQ20(A)
+#endif
+#if GLOBAL_Q == 19
+#define   _IQ(A)  _IQ19(A)
+#endif
+#if GLOBAL_Q == 18
+#define   _IQ(A)  _IQ18(A)
+#endif
+#if GLOBAL_Q == 17
+#define   _IQ(A)  _IQ17(A)
+#endif
+#if GLOBAL_Q == 16
+#define   _IQ(A)  _IQ16(A)
+#endif
+#if GLOBAL_Q == 15
+#define   _IQ(A)  _IQ15(A)
+#endif
+#if GLOBAL_Q == 14
+#define   _IQ(A)  _IQ14(A)
+#endif
+#if GLOBAL_Q == 13
+#define   _IQ(A)  _IQ13(A)
+#endif
+#if GLOBAL_Q == 12
+#define   _IQ(A)  _IQ12(A)
+#endif
+#if GLOBAL_Q == 11
+#define   _IQ(A)  _IQ11(A)
+#endif
+#if GLOBAL_Q == 10
+#define   _IQ(A)  _IQ10(A)
+#endif
+#if GLOBAL_Q == 9
+#define   _IQ(A)  _IQ9(A)
+#endif
+#if GLOBAL_Q == 8
+#define   _IQ(A)  _IQ8(A)
+#endif
+#if GLOBAL_Q == 7
+#define   _IQ(A)  _IQ7(A)
+#endif
+#if GLOBAL_Q == 6
+#define   _IQ(A)  _IQ6(A)
+#endif
+#if GLOBAL_Q == 5
+#define   _IQ(A)  _IQ5(A)
+#endif
+#if GLOBAL_Q == 4
+#define   _IQ(A)  _IQ4(A)
+#endif
+#if GLOBAL_Q == 3
+#define   _IQ(A)  _IQ3(A)
+#endif
+#if GLOBAL_Q == 2
+#define   _IQ(A)  _IQ2(A)
+#endif
+#if GLOBAL_Q == 1
+#define   _IQ(A)  _IQ1(A)
+#endif
+//---------------------------------------------------------------------------
+extern    float _IQ30toF(long A);
+extern    float _IQ29toF(long A);
+extern    float _IQ28toF(long A);
+extern    float _IQ27toF(long A);
+extern    float _IQ26toF(long A);
+extern    float _IQ25toF(long A);
+extern    float _IQ24toF(long A);
+extern    float _IQ23toF(long A);
+extern    float _IQ22toF(long A);
+extern    float _IQ21toF(long A);
+extern    float _IQ20toF(long A);
+extern    float _IQ19toF(long A);
+extern    float _IQ18toF(long A);
+extern    float _IQ17toF(long A);
+extern    float _IQ16toF(long A);
+extern    float _IQ15toF(long A);
+extern    float _IQ14toF(long A);
+extern    float _IQ13toF(long A);
+extern    float _IQ12toF(long A);
+extern    float _IQ11toF(long A);
+extern    float _IQ10toF(long A);
+extern    float _IQ9toF(long A);
+extern    float _IQ8toF(long A);
+extern    float _IQ7toF(long A);
+extern    float _IQ6toF(long A);
+extern    float _IQ5toF(long A);
+extern    float _IQ4toF(long A);
+extern    float _IQ3toF(long A);
+extern    float _IQ2toF(long A);
+extern    float _IQ1toF(long A);
+
+#if GLOBAL_Q == 30
+#define   _IQtoF(A)  _IQ30toF(A)
+#endif
+#if GLOBAL_Q == 29
+#define   _IQtoF(A)  _IQ29toF(A)
+#endif
+#if GLOBAL_Q == 28
+#define   _IQtoF(A)  _IQ28toF(A)
+#endif
+#if GLOBAL_Q == 27
+#define   _IQtoF(A)  _IQ27toF(A)
+#endif
+#if GLOBAL_Q == 26
+#define   _IQtoF(A)  _IQ26toF(A)
+#endif
+#if GLOBAL_Q == 25
+#define   _IQtoF(A)  _IQ25toF(A)
+#endif
+#if GLOBAL_Q == 24
+#define   _IQtoF(A)  _IQ24toF(A)
+#endif
+#if GLOBAL_Q == 23
+#define   _IQtoF(A)  _IQ23toF(A)
+#endif
+#if GLOBAL_Q == 22
+#define   _IQtoF(A)  _IQ22toF(A)
+#endif
+#if GLOBAL_Q == 21
+#define   _IQtoF(A)  _IQ21toF(A)
+#endif
+#if GLOBAL_Q == 20
+#define   _IQtoF(A)  _IQ20toF(A)
+#endif
+#if GLOBAL_Q == 19
+#define   _IQtoF(A)  _IQ19toF(A)
+#endif
+#if GLOBAL_Q == 18
+#define   _IQtoF(A)  _IQ18toF(A)
+#endif
+#if GLOBAL_Q == 17
+#define   _IQtoF(A)  _IQ17toF(A)
+#endif
+#if GLOBAL_Q == 16
+#define   _IQtoF(A)  _IQ16toF(A)
+#endif
+#if GLOBAL_Q == 15
+#define   _IQtoF(A)  _IQ15toF(A)
+#endif
+#if GLOBAL_Q == 14
+#define   _IQtoF(A)  _IQ14toF(A)
+#endif
+#if GLOBAL_Q == 13
+#define   _IQtoF(A)  _IQ13toF(A)
+#endif
+#if GLOBAL_Q == 12
+#define   _IQtoF(A)  _IQ12toF(A)
+#endif
+#if GLOBAL_Q == 11
+#define   _IQtoF(A)  _IQ11toF(A)
+#endif
+#if GLOBAL_Q == 10
+#define   _IQtoF(A)  _IQ10toF(A)
+#endif
+#if GLOBAL_Q == 9
+#define   _IQtoF(A)  _IQ9toF(A)
+#endif
+#if GLOBAL_Q == 8
+#define   _IQtoF(A)  _IQ8toF(A)
+#endif
+#if GLOBAL_Q == 7
+#define   _IQtoF(A)  _IQ7toF(A)
+#endif
+#if GLOBAL_Q == 6
+#define   _IQtoF(A)  _IQ6toF(A)
+#endif
+#if GLOBAL_Q == 5
+#define   _IQtoF(A)  _IQ5toF(A)
+#endif
+#if GLOBAL_Q == 4
+#define   _IQtoF(A)  _IQ4toF(A)
+#endif
+#if GLOBAL_Q == 3
+#define   _IQtoF(A)  _IQ3toF(A)
+#endif
+#if GLOBAL_Q == 2
+#define   _IQtoF(A)  _IQ2toF(A)
+#endif
+#if GLOBAL_Q == 1
+#define   _IQtoF(A)  _IQ1toF(A)
+#endif
+//---------------------------------------------------------------------------
+#define   _IQsat(A, Pos, Neg)  __IQsat(A, Pos, Neg)
+//---------------------------------------------------------------------------
+#define   _IQtoIQ30(A)  ((long) (A) << (30 - GLOBAL_Q))
+#define   _IQ30toIQ(A)  ((long) (A) >> (30 - GLOBAL_Q))
+
+#if (GLOBAL_Q >= 29)
+#define   _IQtoIQ29(A) ((long) (A) >> (GLOBAL_Q - 29))
+#define   _IQ29toIQ(A) ((long) (A) << (GLOBAL_Q - 29))
+#else
+#define   _IQtoIQ29(A) ((long) (A) << (29 - GLOBAL_Q))
+#define   _IQ29toIQ(A) ((long) (A) >> (29 - GLOBAL_Q))
+#endif
+
+#if (GLOBAL_Q >= 28)
+#define   _IQtoIQ28(A) ((long) (A) >> (GLOBAL_Q - 28))
+#define   _IQ28toIQ(A) ((long) (A) << (GLOBAL_Q - 28))
+#else
+#define   _IQtoIQ28(A) ((long) (A) << (28 - GLOBAL_Q))
+#define   _IQ28toIQ(A) ((long) (A) >> (28 - GLOBAL_Q))
+#endif
+
+#if (GLOBAL_Q >= 27)
+#define   _IQtoIQ27(A) ((long) (A) >> (GLOBAL_Q - 27))
+#define   _IQ27toIQ(A) ((long) (A) << (GLOBAL_Q - 27))
+#else
+#define   _IQtoIQ27(A) ((long) (A) << (27 - GLOBAL_Q))
+#define   _IQ27toIQ(A) ((long) (A) >> (27 - GLOBAL_Q))
+#endif
+
+#if (GLOBAL_Q >= 26)
+#define   _IQtoIQ26(A) ((long) (A) >> (GLOBAL_Q - 26))
+#define   _IQ26toIQ(A) ((long) (A) << (GLOBAL_Q - 26))
+#else
+#define   _IQtoIQ26(A) ((long) (A) << (26 - GLOBAL_Q))
+#define   _IQ26toIQ(A) ((long) (A) >> (26 - GLOBAL_Q))
+#endif
+
+#if (GLOBAL_Q >= 25)
+#define   _IQtoIQ25(A) ((long) (A) >> (GLOBAL_Q - 25))
+#define   _IQ25toIQ(A) ((long) (A) << (GLOBAL_Q - 25))
+#else
+#define   _IQtoIQ25(A) ((long) (A) << (25 - GLOBAL_Q))
+#define   _IQ25toIQ(A) ((long) (A) >> (25 - GLOBAL_Q))
+#endif
+
+#if (GLOBAL_Q >= 24)
+#define   _IQtoIQ24(A) ((long) (A) >> (GLOBAL_Q - 24))
+#define   _IQ24toIQ(A) ((long) (A) << (GLOBAL_Q - 24))
+#else
+#define   _IQtoIQ24(A) ((long) (A) << (24 - GLOBAL_Q))
+#define   _IQ24toIQ(A) ((long) (A) >> (24 - GLOBAL_Q))
+#endif
+
+#if (GLOBAL_Q >= 23)
+#define   _IQtoIQ23(A) ((long) (A) >> (GLOBAL_Q - 23))
+#define   _IQ23toIQ(A) ((long) (A) << (GLOBAL_Q - 23))
+#else
+#define   _IQtoIQ23(A) ((long) (A) << (23 - GLOBAL_Q))
+#define   _IQ23toIQ(A) ((long) (A) >> (23 - GLOBAL_Q))
+#endif
+
+#if (GLOBAL_Q >= 22)
+#define   _IQtoIQ22(A) ((long) (A) >> (GLOBAL_Q - 22))
+#define   _IQ22toIQ(A) ((long) (A) << (GLOBAL_Q - 22))
+#else
+#define   _IQtoIQ22(A) ((long) (A) << (22 - GLOBAL_Q))
+#define   _IQ22toIQ(A) ((long) (A) >> (22 - GLOBAL_Q))
+#endif
+
+#if (GLOBAL_Q >= 21)
+#define   _IQtoIQ21(A) ((long) (A) >> (GLOBAL_Q - 21))
+#define   _IQ21toIQ(A) ((long) (A) << (GLOBAL_Q - 21))
+#else
+#define   _IQtoIQ21(A) ((long) (A) << (21 - GLOBAL_Q))
+#define   _IQ21toIQ(A) ((long) (A) >> (21 - GLOBAL_Q))
+#endif
+
+#if (GLOBAL_Q >= 20)
+#define   _IQtoIQ20(A) ((long) (A) >> (GLOBAL_Q - 20))
+#define   _IQ20toIQ(A) ((long) (A) << (GLOBAL_Q - 20))
+#else
+#define   _IQtoIQ20(A) ((long) (A) << (20 - GLOBAL_Q))
+#define   _IQ20toIQ(A) ((long) (A) >> (20 - GLOBAL_Q))
+#endif
+
+#if (GLOBAL_Q >= 19)
+#define   _IQtoIQ19(A) ((long) (A) >> (GLOBAL_Q - 19))
+#define   _IQ19toIQ(A) ((long) (A) << (GLOBAL_Q - 19))
+#else
+#define   _IQtoIQ19(A) ((long) (A) << (19 - GLOBAL_Q))
+#define   _IQ19toIQ(A) ((long) (A) >> (19 - GLOBAL_Q))
+#endif
+
+#if (GLOBAL_Q >= 18)
+#define   _IQtoIQ18(A) ((long) (A) >> (GLOBAL_Q - 18))
+#define   _IQ18toIQ(A) ((long) (A) << (GLOBAL_Q - 18))
+#else
+#define   _IQtoIQ18(A) ((long) (A) << (18 - GLOBAL_Q))
+#define   _IQ18toIQ(A) ((long) (A) >> (18 - GLOBAL_Q))
+#endif
+
+#if (GLOBAL_Q >= 17)
+#define   _IQtoIQ17(A) ((long) (A) >> (GLOBAL_Q - 17))
+#define   _IQ17toIQ(A) ((long) (A) << (GLOBAL_Q - 17))
+#else
+#define   _IQtoIQ17(A) ((long) (A) << (17 - GLOBAL_Q))
+#define   _IQ17toIQ(A) ((long) (A) >> (17 - GLOBAL_Q))
+#endif
+
+#if (GLOBAL_Q >= 16)
+#define   _IQtoIQ16(A) ((long) (A) >> (GLOBAL_Q - 16))
+#define   _IQ16toIQ(A) ((long) (A) << (GLOBAL_Q - 16))
+#else
+#define   _IQtoIQ16(A) ((long) (A) << (16 - GLOBAL_Q))
+#define   _IQ16toIQ(A) ((long) (A) >> (16 - GLOBAL_Q))
+#endif
+
+#if (GLOBAL_Q >= 15)
+#define   _IQtoIQ15(A) ((long) (A) >> (GLOBAL_Q - 15))
+#define   _IQ15toIQ(A) ((long) (A) << (GLOBAL_Q - 15))
+#define   _IQtoQ15(A)  ((long) (A) >> (GLOBAL_Q - 15))
+#define   _Q15toIQ(A)  ((long) (A) << (GLOBAL_Q - 15))
+#else
+#define   _IQtoIQ15(A) ((long) (A) << (15 - GLOBAL_Q))
+#define   _IQ15toIQ(A) ((long) (A) >> (15 - GLOBAL_Q))
+#define   _IQtoQ15(A)  ((long) (A) << (15 - GLOBAL_Q))
+#define   _Q15toIQ(A)  ((long) (A) >> (15 - GLOBAL_Q))
+#endif
+
+#if (GLOBAL_Q >= 14)
+#define   _IQtoIQ14(A) ((long) (A) >> (GLOBAL_Q - 14))
+#define   _IQ14toIQ(A) ((long) (A) << (GLOBAL_Q - 14))
+#define   _IQtoQ14(A)  ((long) (A) >> (GLOBAL_Q - 14))
+#define   _Q14toIQ(A)  ((long) (A) << (GLOBAL_Q - 14))
+#else
+#define   _IQtoIQ14(A) ((long) (A) << (14 - GLOBAL_Q))
+#define   _IQ14toIQ(A) ((long) (A) >> (14 - GLOBAL_Q))
+#define   _IQtoQ14(A)  ((long) (A) << (14 - GLOBAL_Q))
+#define   _Q14toIQ(A)  ((long) (A) >> (14 - GLOBAL_Q))
+#endif
+
+#if (GLOBAL_Q >= 13)
+#define   _IQtoIQ13(A) ((long) (A) >> (GLOBAL_Q - 13))
+#define   _IQ13toIQ(A) ((long) (A) << (GLOBAL_Q - 13))
+#define   _IQtoQ13(A)  ((long) (A) >> (GLOBAL_Q - 13))
+#define   _Q13toIQ(A)  ((long) (A) << (GLOBAL_Q - 13))
+#else
+#define   _IQtoIQ13(A) ((long) (A) << (13 - GLOBAL_Q))
+#define   _IQ13toIQ(A) ((long) (A) >> (13 - GLOBAL_Q))
+#define   _IQtoQ13(A)  ((long) (A) << (13 - GLOBAL_Q))
+#define   _Q13toIQ(A)  ((long) (A) >> (13 - GLOBAL_Q))
+#endif
+
+#if (GLOBAL_Q >= 12)
+#define   _IQtoIQ12(A) ((long) (A) >> (GLOBAL_Q - 12))
+#define   _IQ12toIQ(A) ((long) (A) << (GLOBAL_Q - 12))
+#define   _IQtoQ12(A)  ((long) (A) >> (GLOBAL_Q - 12))
+#define   _Q12toIQ(A)  ((long) (A) << (GLOBAL_Q - 12))
+#else
+#define   _IQtoIQ12(A) ((long) (A) << (12 - GLOBAL_Q))
+#define   _IQ12toIQ(A) ((long) (A) >> (12 - GLOBAL_Q))
+#define   _IQtoQ12(A)  ((long) (A) << (12 - GLOBAL_Q))
+#define   _Q12toIQ(A)  ((long) (A) >> (12 - GLOBAL_Q))
+#endif
+
+#if (GLOBAL_Q >= 11)
+#define   _IQtoIQ11(A) ((long) (A) >> (GLOBAL_Q - 11))
+#define   _IQ11toIQ(A) ((long) (A) << (GLOBAL_Q - 11))
+#define   _IQtoQ11(A)  ((long) (A) >> (GLOBAL_Q - 11))
+#define   _Q11toIQ(A)  ((long) (A) << (GLOBAL_Q - 11))
+#else
+#define   _IQtoIQ11(A) ((long) (A) << (11 - GLOBAL_Q))
+#define   _IQ11toIQ(A) ((long) (A) >> (11 - GLOBAL_Q))
+#define   _IQtoQ11(A)  ((long) (A) << (11 - GLOBAL_Q))
+#define   _Q11toIQ(A)  ((long) (A) >> (11 - GLOBAL_Q))
+#endif
+
+#if (GLOBAL_Q >= 10)
+#define   _IQtoIQ10(A) ((long) (A) >> (GLOBAL_Q - 10))
+#define   _IQ10toIQ(A) ((long) (A) << (GLOBAL_Q - 10))
+#define   _IQtoQ10(A)  ((long) (A) >> (GLOBAL_Q - 10))
+#define   _Q10toIQ(A)  ((long) (A) << (GLOBAL_Q - 10))
+#else
+#define   _IQtoIQ10(A) ((long) (A) << (10 - GLOBAL_Q))
+#define   _IQ10toIQ(A) ((long) (A) >> (10 - GLOBAL_Q))
+#define   _IQtoQ10(A)  ((long) (A) << (10 - GLOBAL_Q))
+#define   _Q10toIQ(A)  ((long) (A) >> (10 - GLOBAL_Q))
+#endif
+
+#if (GLOBAL_Q >= 9)
+#define   _IQtoIQ9(A) ((long) (A) >> (GLOBAL_Q - 9))
+#define   _IQ9toIQ(A) ((long) (A) << (GLOBAL_Q - 9))
+#define   _IQtoQ9(A)  ((long) (A) >> (GLOBAL_Q - 9))
+#define   _Q9toIQ(A)  ((long) (A) << (GLOBAL_Q - 9))
+#else
+#define   _IQtoIQ9(A) ((long) (A) << (9 - GLOBAL_Q))
+#define   _IQ9toIQ(A) ((long) (A) >> (9 - GLOBAL_Q))
+#define   _IQtoQ9(A)  ((long) (A) << (9 - GLOBAL_Q))
+#define   _Q9toIQ(A)  ((long) (A) >> (9 - GLOBAL_Q))
+#endif
+
+#if (GLOBAL_Q >= 8)
+#define   _IQtoIQ8(A) ((long) (A) >> (GLOBAL_Q - 8))
+#define   _IQ8toIQ(A) ((long) (A) << (GLOBAL_Q - 8))
+#define   _IQtoQ8(A)  ((long) (A) >> (GLOBAL_Q - 8))
+#define   _Q8toIQ(A)  ((long) (A) << (GLOBAL_Q - 8))
+#else
+#define   _IQtoIQ8(A) ((long) (A) << (8 - GLOBAL_Q))
+#define   _IQ8toIQ(A) ((long) (A) >> (8 - GLOBAL_Q))
+#define   _IQtoQ8(A)  ((long) (A) << (8 - GLOBAL_Q))
+#define   _Q8toIQ(A)  ((long) (A) >> (8 - GLOBAL_Q))
+#endif
+
+#if (GLOBAL_Q >= 7)
+#define   _IQtoIQ7(A) ((long) (A) >> (GLOBAL_Q - 7))
+#define   _IQ7toIQ(A) ((long) (A) << (GLOBAL_Q - 7))
+#define   _IQtoQ7(A)  ((long) (A) >> (GLOBAL_Q - 7))
+#define   _Q7toIQ(A)  ((long) (A) << (GLOBAL_Q - 7))
+#else
+#define   _IQtoIQ7(A) ((long) (A) << (7 - GLOBAL_Q))
+#define   _IQ7toIQ(A) ((long) (A) >> (7 - GLOBAL_Q))
+#define   _IQtoQ7(A)  ((long) (A) << (7 - GLOBAL_Q))
+#define   _Q7toIQ(A)  ((long) (A) >> (7 - GLOBAL_Q))
+#endif
+
+#if (GLOBAL_Q >= 6)
+#define   _IQtoIQ6(A) ((long) (A) >> (GLOBAL_Q - 6))
+#define   _IQ6toIQ(A) ((long) (A) << (GLOBAL_Q - 6))
+#define   _IQtoQ6(A)  ((long) (A) >> (GLOBAL_Q - 6))
+#define   _Q6toIQ(A)  ((long) (A) << (GLOBAL_Q - 6))
+#else
+#define   _IQtoIQ6(A) ((long) (A) << (6 - GLOBAL_Q))
+#define   _IQ6toIQ(A) ((long) (A) >> (6 - GLOBAL_Q))
+#define   _IQtoQ6(A)  ((long) (A) << (6 - GLOBAL_Q))
+#define   _Q6toIQ(A)  ((long) (A) >> (6 - GLOBAL_Q))
+#endif
+
+#if (GLOBAL_Q >= 5)
+#define   _IQtoIQ5(A) ((long) (A) >> (GLOBAL_Q - 5))
+#define   _IQ5toIQ(A) ((long) (A) << (GLOBAL_Q - 5))
+#define   _IQtoQ5(A)  ((long) (A) >> (GLOBAL_Q - 5))
+#define   _Q5toIQ(A)  ((long) (A) << (GLOBAL_Q - 5))
+#else
+#define   _IQtoIQ5(A) ((long) (A) << (5 - GLOBAL_Q))
+#define   _IQ5toIQ(A) ((long) (A) >> (5 - GLOBAL_Q))
+#define   _IQtoQ5(A)  ((long) (A) << (5 - GLOBAL_Q))
+#define   _Q5toIQ(A)  ((long) (A) >> (5 - GLOBAL_Q))
+#endif
+
+#if (GLOBAL_Q >= 4)
+#define   _IQtoIQ4(A) ((long) (A) >> (GLOBAL_Q - 4))
+#define   _IQ4toIQ(A) ((long) (A) << (GLOBAL_Q - 4))
+#define   _IQtoQ4(A)  ((long) (A) >> (GLOBAL_Q - 4))
+#define   _Q4toIQ(A)  ((long) (A) << (GLOBAL_Q - 4))
+#else
+#define   _IQtoIQ4(A) ((long) (A) << (4 - GLOBAL_Q))
+#define   _IQ4toIQ(A) ((long) (A) >> (4 - GLOBAL_Q))
+#define   _IQtoQ4(A)  ((long) (A) << (4 - GLOBAL_Q))
+#define   _Q4toIQ(A)  ((long) (A) >> (4 - GLOBAL_Q))
+#endif
+
+#if (GLOBAL_Q >= 3)
+#define   _IQtoIQ3(A) ((long) (A) >> (GLOBAL_Q - 3))
+#define   _IQ3toIQ(A) ((long) (A) << (GLOBAL_Q - 3))
+#define   _IQtoQ3(A)  ((long) (A) >> (GLOBAL_Q - 3))
+#define   _Q3toIQ(A)  ((long) (A) << (GLOBAL_Q - 3))
+#else
+#define   _IQtoIQ3(A) ((long) (A) << (3 - GLOBAL_Q))
+#define   _IQ3toIQ(A) ((long) (A) >> (3 - GLOBAL_Q))
+#define   _IQtoQ3(A)  ((long) (A) << (3 - GLOBAL_Q))
+#define   _Q3toIQ(A)  ((long) (A) >> (3 - GLOBAL_Q))
+#endif
+
+#if (GLOBAL_Q >= 2)
+#define   _IQtoIQ2(A) ((long) (A) >> (GLOBAL_Q - 2))
+#define   _IQ2toIQ(A) ((long) (A) << (GLOBAL_Q - 2))
+#define   _IQtoQ2(A)  ((long) (A) >> (GLOBAL_Q - 2))
+#define   _Q2toIQ(A)  ((long) (A) << (GLOBAL_Q - 2))
+#else
+#define   _IQtoIQ2(A) ((long) (A) << (2 - GLOBAL_Q))
+#define   _IQ2toIQ(A) ((long) (A) >> (2 - GLOBAL_Q))
+#define   _IQtoQ2(A)  ((long) (A) << (2 - GLOBAL_Q))
+#define   _Q2toIQ(A)  ((long) (A) >> (2 - GLOBAL_Q))
+#endif
+
+#if (GLOBAL_Q >= 1)
+#define   _IQtoQ1(A)  ((long) (A) >> (GLOBAL_Q - 1))
+#define   _Q1toIQ(A)  ((long) (A) << (GLOBAL_Q - 1))
+#else
+#define   _IQtoQ1(A)  ((long) (A) << (1 - GLOBAL_Q))
+#define   _Q1toIQ(A)  ((long) (A) >> (1 - GLOBAL_Q))
+#endif
+
+#define   _IQtoIQ1(A)   ((long) (A) >> (GLOBAL_Q - 1))
+#define   _IQ1toIQ(A)   ((long) (A) << (GLOBAL_Q - 1))
+//---------------------------------------------------------------------------
+#define   _IQmpy(A,B)    __IQmpy(A,B,GLOBAL_Q)
+#define   _IQ30mpy(A,B)  __IQmpy(A,B,30)
+#define   _IQ29mpy(A,B)  __IQmpy(A,B,29)
+#define   _IQ28mpy(A,B)  __IQmpy(A,B,28)
+#define   _IQ27mpy(A,B)  __IQmpy(A,B,27)
+#define   _IQ26mpy(A,B)  __IQmpy(A,B,26)
+#define   _IQ25mpy(A,B)  __IQmpy(A,B,25)
+#define   _IQ24mpy(A,B)  __IQmpy(A,B,24)
+#define   _IQ23mpy(A,B)  __IQmpy(A,B,23)
+#define   _IQ22mpy(A,B)  __IQmpy(A,B,22)
+#define   _IQ21mpy(A,B)  __IQmpy(A,B,21)
+#define   _IQ20mpy(A,B)  __IQmpy(A,B,20)
+#define   _IQ19mpy(A,B)  __IQmpy(A,B,19)
+#define   _IQ18mpy(A,B)  __IQmpy(A,B,18)
+#define   _IQ17mpy(A,B)  __IQmpy(A,B,17)
+#define   _IQ16mpy(A,B)  __IQmpy(A,B,16)
+#define   _IQ15mpy(A,B)  __IQmpy(A,B,15)
+#define   _IQ14mpy(A,B)  __IQmpy(A,B,14)
+#define   _IQ13mpy(A,B)  __IQmpy(A,B,13)
+#define   _IQ12mpy(A,B)  __IQmpy(A,B,12)
+#define   _IQ11mpy(A,B)  __IQmpy(A,B,11)
+#define   _IQ10mpy(A,B)  __IQmpy(A,B,10)
+#define   _IQ9mpy(A,B)   __IQmpy(A,B,9)
+#define   _IQ8mpy(A,B)   __IQmpy(A,B,8)
+#define   _IQ7mpy(A,B)   __IQmpy(A,B,7)
+#define   _IQ6mpy(A,B)   __IQmpy(A,B,6)
+#define   _IQ5mpy(A,B)   __IQmpy(A,B,5)
+#define   _IQ4mpy(A,B)   __IQmpy(A,B,4)
+#define   _IQ3mpy(A,B)   __IQmpy(A,B,3)
+#define   _IQ2mpy(A,B)   __IQmpy(A,B,2)
+#define   _IQ1mpy(A,B)   __IQmpy(A,B,1)
+//---------------------------------------------------------------------------
+extern    long _IQ30rmpy(long A, long B);
+extern    long _IQ29rmpy(long A, long B);
+extern    long _IQ28rmpy(long A, long B);
+extern    long _IQ27rmpy(long A, long B);
+extern    long _IQ26rmpy(long A, long B);
+extern    long _IQ25rmpy(long A, long B);
+extern    long _IQ24rmpy(long A, long B);
+extern    long _IQ23rmpy(long A, long B);
+extern    long _IQ22rmpy(long A, long B);
+extern    long _IQ21rmpy(long A, long B);
+extern    long _IQ20rmpy(long A, long B);
+extern    long _IQ19rmpy(long A, long B);
+extern    long _IQ18rmpy(long A, long B);
+extern    long _IQ17rmpy(long A, long B);
+extern    long _IQ16rmpy(long A, long B);
+extern    long _IQ15rmpy(long A, long B);
+extern    long _IQ14rmpy(long A, long B);
+extern    long _IQ13rmpy(long A, long B);
+extern    long _IQ12rmpy(long A, long B);
+extern    long _IQ11rmpy(long A, long B);
+extern    long _IQ10rmpy(long A, long B);
+extern    long _IQ9rmpy(long A, long B);
+extern    long _IQ8rmpy(long A, long B);
+extern    long _IQ7rmpy(long A, long B);
+extern    long _IQ6rmpy(long A, long B);
+extern    long _IQ5rmpy(long A, long B);
+extern    long _IQ4rmpy(long A, long B);
+extern    long _IQ3rmpy(long A, long B);
+extern    long _IQ2rmpy(long A, long B);
+extern    long _IQ1rmpy(long A, long B);
+
+#if GLOBAL_Q == 30
+#define   _IQrmpy(A,B)  _IQ30rmpy(A,B)
+#endif
+#if GLOBAL_Q == 29
+#define   _IQrmpy(A,B)  _IQ29rmpy(A,B)
+#endif
+#if GLOBAL_Q == 28
+#define   _IQrmpy(A,B)  _IQ28rmpy(A,B)
+#endif
+#if GLOBAL_Q == 27
+#define   _IQrmpy(A,B)  _IQ27rmpy(A,B)
+#endif
+#if GLOBAL_Q == 26
+#define   _IQrmpy(A,B)  _IQ26rmpy(A,B)
+#endif
+#if GLOBAL_Q == 25
+#define   _IQrmpy(A,B)  _IQ25rmpy(A,B)
+#endif
+#if GLOBAL_Q == 24
+#define   _IQrmpy(A,B)  _IQ24rmpy(A,B)
+#endif
+#if GLOBAL_Q == 23
+#define   _IQrmpy(A,B)  _IQ23rmpy(A,B)
+#endif
+#if GLOBAL_Q == 22
+#define   _IQrmpy(A,B)  _IQ22rmpy(A,B)
+#endif
+#if GLOBAL_Q == 21
+#define   _IQrmpy(A,B)  _IQ21rmpy(A,B)
+#endif
+#if GLOBAL_Q == 20
+#define   _IQrmpy(A,B)  _IQ20rmpy(A,B)
+#endif
+#if GLOBAL_Q == 19
+#define   _IQrmpy(A,B)  _IQ19rmpy(A,B)
+#endif
+#if GLOBAL_Q == 18
+#define   _IQrmpy(A,B)  _IQ18rmpy(A,B)
+#endif
+#if GLOBAL_Q == 17
+#define   _IQrmpy(A,B)  _IQ17rmpy(A,B)
+#endif
+#if GLOBAL_Q == 16
+#define   _IQrmpy(A,B)  _IQ16rmpy(A,B)
+#endif
+#if GLOBAL_Q == 15
+#define   _IQrmpy(A,B)  _IQ15rmpy(A,B)
+#endif
+#if GLOBAL_Q == 14
+#define   _IQrmpy(A,B)  _IQ14rmpy(A,B)
+#endif
+#if GLOBAL_Q == 13
+#define   _IQrmpy(A,B)  _IQ13rmpy(A,B)
+#endif
+#if GLOBAL_Q == 12
+#define   _IQrmpy(A,B)  _IQ12rmpy(A,B)
+#endif
+#if GLOBAL_Q == 11
+#define   _IQrmpy(A,B)  _IQ11rmpy(A,B)
+#endif
+#if GLOBAL_Q == 10
+#define   _IQrmpy(A,B)  _IQ10rmpy(A,B)
+#endif
+#if GLOBAL_Q == 9
+#define   _IQrmpy(A,B)  _IQ9rmpy(A,B)
+#endif
+#if GLOBAL_Q == 8
+#define   _IQrmpy(A,B)  _IQ8rmpy(A,B)
+#endif
+#if GLOBAL_Q == 7
+#define   _IQrmpy(A,B)  _IQ7rmpy(A,B)
+#endif
+#if GLOBAL_Q == 6
+#define   _IQrmpy(A,B)  _IQ6rmpy(A,B)
+#endif
+#if GLOBAL_Q == 5
+#define   _IQrmpy(A,B)  _IQ5rmpy(A,B)
+#endif
+#if GLOBAL_Q == 4
+#define   _IQrmpy(A,B)  _IQ4rmpy(A,B)
+#endif
+#if GLOBAL_Q == 3
+#define   _IQrmpy(A,B)  _IQ3rmpy(A,B)
+#endif
+#if GLOBAL_Q == 2
+#define   _IQrmpy(A,B)  _IQ2rmpy(A,B)
+#endif
+#if GLOBAL_Q == 1
+#define   _IQrmpy(A,B)  _IQ1rmpy(A,B)
+#endif
+//---------------------------------------------------------------------------
+extern    long _IQ30rsmpy(long A, long B);
+extern    long _IQ29rsmpy(long A, long B);
+extern    long _IQ28rsmpy(long A, long B);
+extern    long _IQ27rsmpy(long A, long B);
+extern    long _IQ26rsmpy(long A, long B);
+extern    long _IQ25rsmpy(long A, long B);
+extern    long _IQ24rsmpy(long A, long B);
+extern    long _IQ23rsmpy(long A, long B);
+extern    long _IQ22rsmpy(long A, long B);
+extern    long _IQ21rsmpy(long A, long B);
+extern    long _IQ20rsmpy(long A, long B);
+extern    long _IQ19rsmpy(long A, long B);
+extern    long _IQ18rsmpy(long A, long B);
+extern    long _IQ17rsmpy(long A, long B);
+extern    long _IQ16rsmpy(long A, long B);
+extern    long _IQ15rsmpy(long A, long B);
+extern    long _IQ14rsmpy(long A, long B);
+extern    long _IQ13rsmpy(long A, long B);
+extern    long _IQ12rsmpy(long A, long B);
+extern    long _IQ11rsmpy(long A, long B);
+extern    long _IQ10rsmpy(long A, long B);
+extern    long _IQ9rsmpy(long A, long B);
+extern    long _IQ8rsmpy(long A, long B);
+extern    long _IQ7rsmpy(long A, long B);
+extern    long _IQ6rsmpy(long A, long B);
+extern    long _IQ5rsmpy(long A, long B);
+extern    long _IQ4rsmpy(long A, long B);
+extern    long _IQ3rsmpy(long A, long B);
+extern    long _IQ2rsmpy(long A, long B);
+extern    long _IQ1rsmpy(long A, long B);
+
+#if GLOBAL_Q == 30
+#define   _IQrsmpy(A,B)  _IQ30rsmpy(A,B)
+#endif
+#if GLOBAL_Q == 29
+#define   _IQrsmpy(A,B)  _IQ29rsmpy(A,B)
+#endif
+#if GLOBAL_Q == 28
+#define   _IQrsmpy(A,B)  _IQ28rsmpy(A,B)
+#endif
+#if GLOBAL_Q == 27
+#define   _IQrsmpy(A,B)  _IQ27rsmpy(A,B)
+#endif
+#if GLOBAL_Q == 26
+#define   _IQrsmpy(A,B)  _IQ26rsmpy(A,B)
+#endif
+#if GLOBAL_Q == 25
+#define   _IQrsmpy(A,B)  _IQ25rsmpy(A,B)
+#endif
+#if GLOBAL_Q == 24
+#define   _IQrsmpy(A,B)  _IQ24rsmpy(A,B)
+#endif
+#if GLOBAL_Q == 23
+#define   _IQrsmpy(A,B)  _IQ23rsmpy(A,B)
+#endif
+#if GLOBAL_Q == 22
+#define   _IQrsmpy(A,B)  _IQ22rsmpy(A,B)
+#endif
+#if GLOBAL_Q == 21
+#define   _IQrsmpy(A,B)  _IQ21rsmpy(A,B)
+#endif
+#if GLOBAL_Q == 20
+#define   _IQrsmpy(A,B)  _IQ20rsmpy(A,B)
+#endif
+#if GLOBAL_Q == 19
+#define   _IQrsmpy(A,B)  _IQ19rsmpy(A,B)
+#endif
+#if GLOBAL_Q == 18
+#define   _IQrsmpy(A,B)  _IQ18rsmpy(A,B)
+#endif
+#if GLOBAL_Q == 17
+#define   _IQrsmpy(A,B)  _IQ17rsmpy(A,B)
+#endif
+#if GLOBAL_Q == 16
+#define   _IQrsmpy(A,B)  _IQ16rsmpy(A,B)
+#endif
+#if GLOBAL_Q == 15
+#define   _IQrsmpy(A,B)  _IQ15rsmpy(A,B)
+#endif
+#if GLOBAL_Q == 14
+#define   _IQrsmpy(A,B)  _IQ14rsmpy(A,B)
+#endif
+#if GLOBAL_Q == 13
+#define   _IQrsmpy(A,B)  _IQ13rsmpy(A,B)
+#endif
+#if GLOBAL_Q == 12
+#define   _IQrsmpy(A,B)  _IQ12rsmpy(A,B)
+#endif
+#if GLOBAL_Q == 11
+#define   _IQrsmpy(A,B)  _IQ11rsmpy(A,B)
+#endif
+#if GLOBAL_Q == 10
+#define   _IQrsmpy(A,B)  _IQ10rsmpy(A,B)
+#endif
+#if GLOBAL_Q == 9
+#define   _IQrsmpy(A,B)  _IQ9rsmpy(A,B)
+#endif
+#if GLOBAL_Q == 8
+#define   _IQrsmpy(A,B)  _IQ8rsmpy(A,B)
+#endif
+#if GLOBAL_Q == 7
+#define   _IQrsmpy(A,B)  _IQ7rsmpy(A,B)
+#endif
+#if GLOBAL_Q == 6
+#define   _IQrsmpy(A,B)  _IQ6rsmpy(A,B)
+#endif
+#if GLOBAL_Q == 5
+#define   _IQrsmpy(A,B)  _IQ5rsmpy(A,B)
+#endif
+#if GLOBAL_Q == 4
+#define   _IQrsmpy(A,B)  _IQ4rsmpy(A,B)
+#endif
+#if GLOBAL_Q == 3
+#define   _IQrsmpy(A,B)  _IQ3rsmpy(A,B)
+#endif
+#if GLOBAL_Q == 2
+#define   _IQrsmpy(A,B)  _IQ2rsmpy(A,B)
+#endif
+#if GLOBAL_Q == 1
+#define   _IQrsmpy(A,B)  _IQ1rsmpy(A,B)
+#endif
+//---------------------------------------------------------------------------
+extern    long _IQ30div(long A, long B);
+extern    long _IQ29div(long A, long B);
+extern    long _IQ28div(long A, long B);
+extern    long _IQ27div(long A, long B);
+extern    long _IQ26div(long A, long B);
+extern    long _IQ25div(long A, long B);
+extern    long _IQ24div(long A, long B);
+extern    long _IQ23div(long A, long B);
+extern    long _IQ22div(long A, long B);
+extern    long _IQ21div(long A, long B);
+extern    long _IQ20div(long A, long B);
+extern    long _IQ19div(long A, long B);
+extern    long _IQ18div(long A, long B);
+extern    long _IQ17div(long A, long B);
+extern    long _IQ16div(long A, long B);
+extern    long _IQ15div(long A, long B);
+extern    long _IQ14div(long A, long B);
+extern    long _IQ13div(long A, long B);
+extern    long _IQ12div(long A, long B);
+extern    long _IQ11div(long A, long B);
+extern    long _IQ10div(long A, long B);
+extern    long _IQ9div(long A, long B);
+extern    long _IQ8div(long A, long B);
+extern    long _IQ7div(long A, long B);
+extern    long _IQ6div(long A, long B);
+extern    long _IQ5div(long A, long B);
+extern    long _IQ4div(long A, long B);
+extern    long _IQ3div(long A, long B);
+extern    long _IQ2div(long A, long B);
+extern    long _IQ1div(long A, long B);
+
+#if GLOBAL_Q == 30
+#define   _IQdiv(A,B)  _IQ30div(A,B)
+#endif
+#if GLOBAL_Q == 29
+#define   _IQdiv(A,B)  _IQ29div(A,B)
+#endif
+#if GLOBAL_Q == 28
+#define   _IQdiv(A,B)  _IQ28div(A,B)
+#endif
+#if GLOBAL_Q == 27
+#define   _IQdiv(A,B)  _IQ27div(A,B)
+#endif
+#if GLOBAL_Q == 26
+#define   _IQdiv(A,B)  _IQ26div(A,B)
+#endif
+#if GLOBAL_Q == 25
+#define   _IQdiv(A,B)  _IQ25div(A,B)
+#endif
+#if GLOBAL_Q == 24
+#define   _IQdiv(A,B)  _IQ24div(A,B)
+#endif
+#if GLOBAL_Q == 23
+#define   _IQdiv(A,B)  _IQ23div(A,B)
+#endif
+#if GLOBAL_Q == 22
+#define   _IQdiv(A,B)  _IQ22div(A,B)
+#endif
+#if GLOBAL_Q == 21
+#define   _IQdiv(A,B)  _IQ21div(A,B)
+#endif
+#if GLOBAL_Q == 20
+#define   _IQdiv(A,B)  _IQ20div(A,B)
+#endif
+#if GLOBAL_Q == 19
+#define   _IQdiv(A,B)  _IQ19div(A,B)
+#endif
+#if GLOBAL_Q == 18
+#define   _IQdiv(A,B)  _IQ18div(A,B)
+#endif
+#if GLOBAL_Q == 17
+#define   _IQdiv(A,B)  _IQ17div(A,B)
+#endif
+#if GLOBAL_Q == 16
+#define   _IQdiv(A,B)  _IQ16div(A,B)
+#endif
+#if GLOBAL_Q == 15
+#define   _IQdiv(A,B)  _IQ15div(A,B)
+#endif
+#if GLOBAL_Q == 14
+#define   _IQdiv(A,B)  _IQ14div(A,B)
+#endif
+#if GLOBAL_Q == 13
+#define   _IQdiv(A,B)  _IQ13div(A,B)
+#endif
+#if GLOBAL_Q == 12
+#define   _IQdiv(A,B)  _IQ12div(A,B)
+#endif
+#if GLOBAL_Q == 11
+#define   _IQdiv(A,B)  _IQ11div(A,B)
+#endif
+#if GLOBAL_Q == 10
+#define   _IQdiv(A,B)  _IQ10div(A,B)
+#endif
+#if GLOBAL_Q == 9
+#define   _IQdiv(A,B)  _IQ9div(A,B)
+#endif
+#if GLOBAL_Q == 8
+#define   _IQdiv(A,B)  _IQ8div(A,B)
+#endif
+#if GLOBAL_Q == 7
+#define   _IQdiv(A,B)  _IQ7div(A,B)
+#endif
+#if GLOBAL_Q == 6
+#define   _IQdiv(A,B)  _IQ6div(A,B)
+#endif
+#if GLOBAL_Q == 5
+#define   _IQdiv(A,B)  _IQ5div(A,B)
+#endif
+#if GLOBAL_Q == 4
+#define   _IQdiv(A,B)  _IQ4div(A,B)
+#endif
+#if GLOBAL_Q == 3
+#define   _IQdiv(A,B)  _IQ3div(A,B)
+#endif
+#if GLOBAL_Q == 2
+#define   _IQdiv(A,B)  _IQ2div(A,B)
+#endif
+#if GLOBAL_Q == 1
+#define   _IQdiv(A,B)  _IQ1div(A,B)
+#endif
+//---------------------------------------------------------------------------
+extern    long _IQ30sin(long A);
+extern    long _IQ29sin(long A);
+extern    long _IQ28sin(long A);
+extern    long _IQ27sin(long A);
+extern    long _IQ26sin(long A);
+extern    long _IQ25sin(long A);
+extern    long _IQ24sin(long A);
+extern    long _IQ23sin(long A);
+extern    long _IQ22sin(long A);
+extern    long _IQ21sin(long A);
+extern    long _IQ20sin(long A);
+extern    long _IQ19sin(long A);
+extern    long _IQ18sin(long A);
+extern    long _IQ17sin(long A);
+extern    long _IQ16sin(long A);
+extern    long _IQ15sin(long A);
+extern    long _IQ14sin(long A);
+extern    long _IQ13sin(long A);
+extern    long _IQ12sin(long A);
+extern    long _IQ11sin(long A);
+extern    long _IQ10sin(long A);
+extern    long _IQ9sin(long A);
+extern    long _IQ8sin(long A);
+extern    long _IQ7sin(long A);
+extern    long _IQ6sin(long A);
+extern    long _IQ5sin(long A);
+extern    long _IQ4sin(long A);
+extern    long _IQ3sin(long A);
+extern    long _IQ2sin(long A);
+extern    long _IQ1sin(long A);
+
+#if GLOBAL_Q == 30
+#define   _IQsin(A)  _IQ30sin(A)
+#endif
+#if GLOBAL_Q == 29
+#define   _IQsin(A)  _IQ29sin(A)
+#endif
+#if GLOBAL_Q == 28
+#define   _IQsin(A)  _IQ28sin(A)
+#endif
+#if GLOBAL_Q == 27
+#define   _IQsin(A)  _IQ27sin(A)
+#endif
+#if GLOBAL_Q == 26
+#define   _IQsin(A)  _IQ26sin(A)
+#endif
+#if GLOBAL_Q == 25
+#define   _IQsin(A)  _IQ25sin(A)
+#endif
+#if GLOBAL_Q == 24
+#define   _IQsin(A)  _IQ24sin(A)
+#endif
+#if GLOBAL_Q == 23
+#define   _IQsin(A)  _IQ23sin(A)
+#endif
+#if GLOBAL_Q == 22
+#define   _IQsin(A)  _IQ22sin(A)
+#endif
+#if GLOBAL_Q == 21
+#define   _IQsin(A)  _IQ21sin(A)
+#endif
+#if GLOBAL_Q == 20
+#define   _IQsin(A)  _IQ20sin(A)
+#endif
+#if GLOBAL_Q == 19
+#define   _IQsin(A)  _IQ19sin(A)
+#endif
+#if GLOBAL_Q == 18
+#define   _IQsin(A)  _IQ18sin(A)
+#endif
+#if GLOBAL_Q == 17
+#define   _IQsin(A)  _IQ17sin(A)
+#endif
+#if GLOBAL_Q == 16
+#define   _IQsin(A)  _IQ16sin(A)
+#endif
+#if GLOBAL_Q == 15
+#define   _IQsin(A)  _IQ15sin(A)
+#endif
+#if GLOBAL_Q == 14
+#define   _IQsin(A)  _IQ14sin(A)
+#endif
+#if GLOBAL_Q == 13
+#define   _IQsin(A)  _IQ13sin(A)
+#endif
+#if GLOBAL_Q == 12
+#define   _IQsin(A)  _IQ12sin(A)
+#endif
+#if GLOBAL_Q == 11
+#define   _IQsin(A)  _IQ11sin(A)
+#endif
+#if GLOBAL_Q == 10
+#define   _IQsin(A)  _IQ10sin(A)
+#endif
+#if GLOBAL_Q == 9
+#define   _IQsin(A)  _IQ9sin(A)
+#endif
+#if GLOBAL_Q == 8
+#define   _IQsin(A)  _IQ8sin(A)
+#endif
+#if GLOBAL_Q == 7
+#define   _IQsin(A)  _IQ7sin(A)
+#endif
+#if GLOBAL_Q == 6
+#define   _IQsin(A)  _IQ6sin(A)
+#endif
+#if GLOBAL_Q == 5
+#define   _IQsin(A)  _IQ5sin(A)
+#endif
+#if GLOBAL_Q == 4
+#define   _IQsin(A)  _IQ4sin(A)
+#endif
+#if GLOBAL_Q == 3
+#define   _IQsin(A)  _IQ3sin(A)
+#endif
+#if GLOBAL_Q == 2
+#define   _IQsin(A)  _IQ2sin(A)
+#endif
+#if GLOBAL_Q == 1
+#define   _IQsin(A)  _IQ1sin(A)
+#endif
+//---------------------------------------------------------------------------
+extern    long _IQ30sinPU(long A);
+extern    long _IQ29sinPU(long A);
+extern    long _IQ28sinPU(long A);
+extern    long _IQ27sinPU(long A);
+extern    long _IQ26sinPU(long A);
+extern    long _IQ25sinPU(long A);
+extern    long _IQ24sinPU(long A);
+extern    long _IQ23sinPU(long A);
+extern    long _IQ22sinPU(long A);
+extern    long _IQ21sinPU(long A);
+extern    long _IQ20sinPU(long A);
+extern    long _IQ19sinPU(long A);
+extern    long _IQ18sinPU(long A);
+extern    long _IQ17sinPU(long A);
+extern    long _IQ16sinPU(long A);
+extern    long _IQ15sinPU(long A);
+extern    long _IQ14sinPU(long A);
+extern    long _IQ13sinPU(long A);
+extern    long _IQ12sinPU(long A);
+extern    long _IQ11sinPU(long A);
+extern    long _IQ10sinPU(long A);
+extern    long _IQ9sinPU(long A);
+extern    long _IQ8sinPU(long A);
+extern    long _IQ7sinPU(long A);
+extern    long _IQ6sinPU(long A);
+extern    long _IQ5sinPU(long A);
+extern    long _IQ4sinPU(long A);
+extern    long _IQ3sinPU(long A);
+extern    long _IQ2sinPU(long A);
+extern    long _IQ1sinPU(long A);
+
+#if GLOBAL_Q == 30
+#define   _IQsinPU(A)  _IQ30sinPU(A)
+#endif
+#if GLOBAL_Q == 29
+#define   _IQsinPU(A)  _IQ29sinPU(A)
+#endif
+#if GLOBAL_Q == 28
+#define   _IQsinPU(A)  _IQ28sinPU(A)
+#endif
+#if GLOBAL_Q == 27
+#define   _IQsinPU(A)  _IQ27sinPU(A)
+#endif
+#if GLOBAL_Q == 26
+#define   _IQsinPU(A)  _IQ26sinPU(A)
+#endif
+#if GLOBAL_Q == 25
+#define   _IQsinPU(A)  _IQ25sinPU(A)
+#endif
+#if GLOBAL_Q == 24
+#define   _IQsinPU(A)  _IQ24sinPU(A)
+#endif
+#if GLOBAL_Q == 23
+#define   _IQsinPU(A)  _IQ23sinPU(A)
+#endif
+#if GLOBAL_Q == 22
+#define   _IQsinPU(A)  _IQ22sinPU(A)
+#endif
+#if GLOBAL_Q == 21
+#define   _IQsinPU(A)  _IQ21sinPU(A)
+#endif
+#if GLOBAL_Q == 20
+#define   _IQsinPU(A)  _IQ20sinPU(A)
+#endif
+#if GLOBAL_Q == 19
+#define   _IQsinPU(A)  _IQ19sinPU(A)
+#endif
+#if GLOBAL_Q == 18
+#define   _IQsinPU(A)  _IQ18sinPU(A)
+#endif
+#if GLOBAL_Q == 17
+#define   _IQsinPU(A)  _IQ17sinPU(A)
+#endif
+#if GLOBAL_Q == 16
+#define   _IQsinPU(A)  _IQ16sinPU(A)
+#endif
+#if GLOBAL_Q == 15
+#define   _IQsinPU(A)  _IQ15sinPU(A)
+#endif
+#if GLOBAL_Q == 14
+#define   _IQsinPU(A)  _IQ14sinPU(A)
+#endif
+#if GLOBAL_Q == 13
+#define   _IQsinPU(A)  _IQ13sinPU(A)
+#endif
+#if GLOBAL_Q == 12
+#define   _IQsinPU(A)  _IQ12sinPU(A)
+#endif
+#if GLOBAL_Q == 11
+#define   _IQsinPU(A)  _IQ11sinPU(A)
+#endif
+#if GLOBAL_Q == 10
+#define   _IQsinPU(A)  _IQ10sinPU(A)
+#endif
+#if GLOBAL_Q == 9
+#define   _IQsinPU(A)  _IQ9sinPU(A)
+#endif
+#if GLOBAL_Q == 8
+#define   _IQsinPU(A)  _IQ8sinPU(A)
+#endif
+#if GLOBAL_Q == 7
+#define   _IQsinPU(A)  _IQ7sinPU(A)
+#endif
+#if GLOBAL_Q == 6
+#define   _IQsinPU(A)  _IQ6sinPU(A)
+#endif
+#if GLOBAL_Q == 5
+#define   _IQsinPU(A)  _IQ5sinPU(A)
+#endif
+#if GLOBAL_Q == 4
+#define   _IQsinPU(A)  _IQ4sinPU(A)
+#endif
+#if GLOBAL_Q == 3
+#define   _IQsinPU(A)  _IQ3sinPU(A)
+#endif
+#if GLOBAL_Q == 2
+#define   _IQsinPU(A)  _IQ2sinPU(A)
+#endif
+#if GLOBAL_Q == 1
+#define   _IQsinPU(A)  _IQ1sinPU(A)
+#endif
+//---------------------------------------------------------------------------
+extern    long _IQ30asin(long A);
+extern    long _IQ29asin(long A);
+extern    long _IQ28asin(long A);
+extern    long _IQ27asin(long A);
+extern    long _IQ26asin(long A);
+extern    long _IQ25asin(long A);
+extern    long _IQ24asin(long A);
+extern    long _IQ23asin(long A);
+extern    long _IQ22asin(long A);
+extern    long _IQ21asin(long A);
+extern    long _IQ20asin(long A);
+extern    long _IQ19asin(long A);
+extern    long _IQ18asin(long A);
+extern    long _IQ17asin(long A);
+extern    long _IQ16asin(long A);
+extern    long _IQ15asin(long A);
+extern    long _IQ14asin(long A);
+extern    long _IQ13asin(long A);
+extern    long _IQ12asin(long A);
+extern    long _IQ11asin(long A);
+extern    long _IQ10asin(long A);
+extern    long _IQ9asin(long A);
+extern    long _IQ8asin(long A);
+extern    long _IQ7asin(long A);
+extern    long _IQ6asin(long A);
+extern    long _IQ5asin(long A);
+extern    long _IQ4asin(long A);
+extern    long _IQ3asin(long A);
+extern    long _IQ2asin(long A);
+extern    long _IQ1asin(long A);
+
+#if GLOBAL_Q == 30
+#define   _IQasin(A)  _IQ30asin(A)
+#endif
+#if GLOBAL_Q == 29
+#define   _IQasin(A)  _IQ29asin(A)
+#endif
+#if GLOBAL_Q == 28
+#define   _IQasin(A)  _IQ28asin(A)
+#endif
+#if GLOBAL_Q == 27
+#define   _IQasin(A)  _IQ27asin(A)
+#endif
+#if GLOBAL_Q == 26
+#define   _IQasin(A)  _IQ26asin(A)
+#endif
+#if GLOBAL_Q == 25
+#define   _IQasin(A)  _IQ25asin(A)
+#endif
+#if GLOBAL_Q == 24
+#define   _IQasin(A)  _IQ24asin(A)
+#endif
+#if GLOBAL_Q == 23
+#define   _IQasin(A)  _IQ23asin(A)
+#endif
+#if GLOBAL_Q == 22
+#define   _IQasin(A)  _IQ22asin(A)
+#endif
+#if GLOBAL_Q == 21
+#define   _IQasin(A)  _IQ21asin(A)
+#endif
+#if GLOBAL_Q == 20
+#define   _IQasin(A)  _IQ20asin(A)
+#endif
+#if GLOBAL_Q == 19
+#define   _IQasin(A)  _IQ19asin(A)
+#endif
+#if GLOBAL_Q == 18
+#define   _IQasin(A)  _IQ18asin(A)
+#endif
+#if GLOBAL_Q == 17
+#define   _IQasin(A)  _IQ17asin(A)
+#endif
+#if GLOBAL_Q == 16
+#define   _IQasin(A)  _IQ16asin(A)
+#endif
+#if GLOBAL_Q == 15
+#define   _IQasin(A)  _IQ15asin(A)
+#endif
+#if GLOBAL_Q == 14
+#define   _IQasin(A)  _IQ14asin(A)
+#endif
+#if GLOBAL_Q == 13
+#define   _IQasin(A)  _IQ13asin(A)
+#endif
+#if GLOBAL_Q == 12
+#define   _IQasin(A)  _IQ12asin(A)
+#endif
+#if GLOBAL_Q == 11
+#define   _IQasin(A)  _IQ11asin(A)
+#endif
+#if GLOBAL_Q == 10
+#define   _IQasin(A)  _IQ10asin(A)
+#endif
+#if GLOBAL_Q == 9
+#define   _IQasin(A)  _IQ9asin(A)
+#endif
+#if GLOBAL_Q == 8
+#define   _IQasin(A)  _IQ8asin(A)
+#endif
+#if GLOBAL_Q == 7
+#define   _IQasin(A)  _IQ7asin(A)
+#endif
+#if GLOBAL_Q == 6
+#define   _IQasin(A)  _IQ6asin(A)
+#endif
+#if GLOBAL_Q == 5
+#define   _IQasin(A)  _IQ5asin(A)
+#endif
+#if GLOBAL_Q == 4
+#define   _IQasin(A)  _IQ4asin(A)
+#endif
+#if GLOBAL_Q == 3
+#define   _IQasin(A)  _IQ3asin(A)
+#endif
+#if GLOBAL_Q == 2
+#define   _IQasin(A)  _IQ2asin(A)
+#endif
+#if GLOBAL_Q == 1
+#define   _IQasin(A)  _IQ1asin(A)
+#endif
+//---------------------------------------------------------------------------
+extern    long _IQ30cos(long A);
+extern    long _IQ29cos(long A);
+extern    long _IQ28cos(long A);
+extern    long _IQ27cos(long A);
+extern    long _IQ26cos(long A);
+extern    long _IQ25cos(long A);
+extern    long _IQ24cos(long A);
+extern    long _IQ23cos(long A);
+extern    long _IQ22cos(long A);
+extern    long _IQ21cos(long A);
+extern    long _IQ20cos(long A);
+extern    long _IQ19cos(long A);
+extern    long _IQ18cos(long A);
+extern    long _IQ17cos(long A);
+extern    long _IQ16cos(long A);
+extern    long _IQ15cos(long A);
+extern    long _IQ14cos(long A);
+extern    long _IQ13cos(long A);
+extern    long _IQ12cos(long A);
+extern    long _IQ11cos(long A);
+extern    long _IQ10cos(long A);
+extern    long _IQ9cos(long A);
+extern    long _IQ8cos(long A);
+extern    long _IQ7cos(long A);
+extern    long _IQ6cos(long A);
+extern    long _IQ5cos(long A);
+extern    long _IQ4cos(long A);
+extern    long _IQ3cos(long A);
+extern    long _IQ2cos(long A);
+extern    long _IQ1cos(long A);
+
+#if GLOBAL_Q == 30
+#define   _IQcos(A)  _IQ30cos(A)
+#endif
+#if GLOBAL_Q == 29
+#define   _IQcos(A)  _IQ29cos(A)
+#endif
+#if GLOBAL_Q == 28
+#define   _IQcos(A)  _IQ28cos(A)
+#endif
+#if GLOBAL_Q == 27
+#define   _IQcos(A)  _IQ27cos(A)
+#endif
+#if GLOBAL_Q == 26
+#define   _IQcos(A)  _IQ26cos(A)
+#endif
+#if GLOBAL_Q == 25
+#define   _IQcos(A)  _IQ25cos(A)
+#endif
+#if GLOBAL_Q == 24
+#define   _IQcos(A)  _IQ24cos(A)
+#endif
+#if GLOBAL_Q == 23
+#define   _IQcos(A)  _IQ23cos(A)
+#endif
+#if GLOBAL_Q == 22
+#define   _IQcos(A)  _IQ22cos(A)
+#endif
+#if GLOBAL_Q == 21
+#define   _IQcos(A)  _IQ21cos(A)
+#endif
+#if GLOBAL_Q == 20
+#define   _IQcos(A)  _IQ20cos(A)
+#endif
+#if GLOBAL_Q == 19
+#define   _IQcos(A)  _IQ19cos(A)
+#endif
+#if GLOBAL_Q == 18
+#define   _IQcos(A)  _IQ18cos(A)
+#endif
+#if GLOBAL_Q == 17
+#define   _IQcos(A)  _IQ17cos(A)
+#endif
+#if GLOBAL_Q == 16
+#define   _IQcos(A)  _IQ16cos(A)
+#endif
+#if GLOBAL_Q == 15
+#define   _IQcos(A)  _IQ15cos(A)
+#endif
+#if GLOBAL_Q == 14
+#define   _IQcos(A)  _IQ14cos(A)
+#endif
+#if GLOBAL_Q == 13
+#define   _IQcos(A)  _IQ13cos(A)
+#endif
+#if GLOBAL_Q == 12
+#define   _IQcos(A)  _IQ12cos(A)
+#endif
+#if GLOBAL_Q == 11
+#define   _IQcos(A)  _IQ11cos(A)
+#endif
+#if GLOBAL_Q == 10
+#define   _IQcos(A)  _IQ10cos(A)
+#endif
+#if GLOBAL_Q == 9
+#define   _IQcos(A)  _IQ9cos(A)
+#endif
+#if GLOBAL_Q == 8
+#define   _IQcos(A)  _IQ8cos(A)
+#endif
+#if GLOBAL_Q == 7
+#define   _IQcos(A)  _IQ7cos(A)
+#endif
+#if GLOBAL_Q == 6
+#define   _IQcos(A)  _IQ6cos(A)
+#endif
+#if GLOBAL_Q == 5
+#define   _IQcos(A)  _IQ5cos(A)
+#endif
+#if GLOBAL_Q == 4
+#define   _IQcos(A)  _IQ4cos(A)
+#endif
+#if GLOBAL_Q == 3
+#define   _IQcos(A)  _IQ3cos(A)
+#endif
+#if GLOBAL_Q == 2
+#define   _IQcos(A)  _IQ2cos(A)
+#endif
+#if GLOBAL_Q == 1
+#define   _IQcos(A)  _IQ1cos(A)
+#endif
+//---------------------------------------------------------------------------
+extern    long _IQ30cosPU(long A);
+extern    long _IQ29cosPU(long A);
+extern    long _IQ28cosPU(long A);
+extern    long _IQ27cosPU(long A);
+extern    long _IQ26cosPU(long A);
+extern    long _IQ25cosPU(long A);
+extern    long _IQ24cosPU(long A);
+extern    long _IQ23cosPU(long A);
+extern    long _IQ22cosPU(long A);
+extern    long _IQ21cosPU(long A);
+extern    long _IQ20cosPU(long A);
+extern    long _IQ19cosPU(long A);
+extern    long _IQ18cosPU(long A);
+extern    long _IQ17cosPU(long A);
+extern    long _IQ16cosPU(long A);
+extern    long _IQ15cosPU(long A);
+extern    long _IQ14cosPU(long A);
+extern    long _IQ13cosPU(long A);
+extern    long _IQ12cosPU(long A);
+extern    long _IQ11cosPU(long A);
+extern    long _IQ10cosPU(long A);
+extern    long _IQ9cosPU(long A);
+extern    long _IQ8cosPU(long A);
+extern    long _IQ7cosPU(long A);
+extern    long _IQ6cosPU(long A);
+extern    long _IQ5cosPU(long A);
+extern    long _IQ4cosPU(long A);
+extern    long _IQ3cosPU(long A);
+extern    long _IQ2cosPU(long A);
+extern    long _IQ1cosPU(long A);
+
+#if GLOBAL_Q == 30
+#define   _IQcosPU(A)  _IQ30cosPU(A)
+#endif
+#if GLOBAL_Q == 29
+#define   _IQcosPU(A)  _IQ29cosPU(A)
+#endif
+#if GLOBAL_Q == 28
+#define   _IQcosPU(A)  _IQ28cosPU(A)
+#endif
+#if GLOBAL_Q == 27
+#define   _IQcosPU(A)  _IQ27cosPU(A)
+#endif
+#if GLOBAL_Q == 26
+#define   _IQcosPU(A)  _IQ26cosPU(A)
+#endif
+#if GLOBAL_Q == 25
+#define   _IQcosPU(A)  _IQ25cosPU(A)
+#endif
+#if GLOBAL_Q == 24
+#define   _IQcosPU(A)  _IQ24cosPU(A)
+#endif
+#if GLOBAL_Q == 23
+#define   _IQcosPU(A)  _IQ23cosPU(A)
+#endif
+#if GLOBAL_Q == 22
+#define   _IQcosPU(A)  _IQ22cosPU(A)
+#endif
+#if GLOBAL_Q == 21
+#define   _IQcosPU(A)  _IQ21cosPU(A)
+#endif
+#if GLOBAL_Q == 20
+#define   _IQcosPU(A)  _IQ20cosPU(A)
+#endif
+#if GLOBAL_Q == 19
+#define   _IQcosPU(A)  _IQ19cosPU(A)
+#endif
+#if GLOBAL_Q == 18
+#define   _IQcosPU(A)  _IQ18cosPU(A)
+#endif
+#if GLOBAL_Q == 17
+#define   _IQcosPU(A)  _IQ17cosPU(A)
+#endif
+#if GLOBAL_Q == 16
+#define   _IQcosPU(A)  _IQ16cosPU(A)
+#endif
+#if GLOBAL_Q == 15
+#define   _IQcosPU(A)  _IQ15cosPU(A)
+#endif
+#if GLOBAL_Q == 14
+#define   _IQcosPU(A)  _IQ14cosPU(A)
+#endif
+#if GLOBAL_Q == 13
+#define   _IQcosPU(A)  _IQ13cosPU(A)
+#endif
+#if GLOBAL_Q == 12
+#define   _IQcosPU(A)  _IQ12cosPU(A)
+#endif
+#if GLOBAL_Q == 11
+#define   _IQcosPU(A)  _IQ11cosPU(A)
+#endif
+#if GLOBAL_Q == 10
+#define   _IQcosPU(A)  _IQ10cosPU(A)
+#endif
+#if GLOBAL_Q == 9
+#define   _IQcosPU(A)  _IQ9cosPU(A)
+#endif
+#if GLOBAL_Q == 8
+#define   _IQcosPU(A)  _IQ8cosPU(A)
+#endif
+#if GLOBAL_Q == 7
+#define   _IQcosPU(A)  _IQ7cosPU(A)
+#endif
+#if GLOBAL_Q == 6
+#define   _IQcosPU(A)  _IQ6cosPU(A)
+#endif
+#if GLOBAL_Q == 5
+#define   _IQcosPU(A)  _IQ5cosPU(A)
+#endif
+#if GLOBAL_Q == 4
+#define   _IQcosPU(A)  _IQ4cosPU(A)
+#endif
+#if GLOBAL_Q == 3
+#define   _IQcosPU(A)  _IQ3cosPU(A)
+#endif
+#if GLOBAL_Q == 2
+#define   _IQcosPU(A)  _IQ2cosPU(A)
+#endif
+#if GLOBAL_Q == 1
+#define   _IQcosPU(A)  _IQ1cosPU(A)
+#endif
+//---------------------------------------------------------------------------
+extern    long _IQ30acos(long A);
+extern    long _IQ29acos(long A);
+extern    long _IQ28acos(long A);
+extern    long _IQ27acos(long A);
+extern    long _IQ26acos(long A);
+extern    long _IQ25acos(long A);
+extern    long _IQ24acos(long A);
+extern    long _IQ23acos(long A);
+extern    long _IQ22acos(long A);
+extern    long _IQ21acos(long A);
+extern    long _IQ20acos(long A);
+extern    long _IQ19acos(long A);
+extern    long _IQ18acos(long A);
+extern    long _IQ17acos(long A);
+extern    long _IQ16acos(long A);
+extern    long _IQ15acos(long A);
+extern    long _IQ14acos(long A);
+extern    long _IQ13acos(long A);
+extern    long _IQ12acos(long A);
+extern    long _IQ11acos(long A);
+extern    long _IQ10acos(long A);
+extern    long _IQ9acos(long A);
+extern    long _IQ8acos(long A);
+extern    long _IQ7acos(long A);
+extern    long _IQ6acos(long A);
+extern    long _IQ5acos(long A);
+extern    long _IQ4acos(long A);
+extern    long _IQ3acos(long A);
+extern    long _IQ2acos(long A);
+extern    long _IQ1acos(long A);
+
+#if GLOBAL_Q == 30
+#define   _IQacos(A)  _IQ30acos(A)
+#endif
+#if GLOBAL_Q == 29
+#define   _IQacos(A)  _IQ29acos(A)
+#endif
+#if GLOBAL_Q == 28
+#define   _IQacos(A)  _IQ28acos(A)
+#endif
+#if GLOBAL_Q == 27
+#define   _IQacos(A)  _IQ27acos(A)
+#endif
+#if GLOBAL_Q == 26
+#define   _IQacos(A)  _IQ26acos(A)
+#endif
+#if GLOBAL_Q == 25
+#define   _IQacos(A)  _IQ25acos(A)
+#endif
+#if GLOBAL_Q == 24
+#define   _IQacos(A)  _IQ24acos(A)
+#endif
+#if GLOBAL_Q == 23
+#define   _IQacos(A)  _IQ23acos(A)
+#endif
+#if GLOBAL_Q == 22
+#define   _IQacos(A)  _IQ22acos(A)
+#endif
+#if GLOBAL_Q == 21
+#define   _IQacos(A)  _IQ21acos(A)
+#endif
+#if GLOBAL_Q == 20
+#define   _IQacos(A)  _IQ20acos(A)
+#endif
+#if GLOBAL_Q == 19
+#define   _IQacos(A)  _IQ19acos(A)
+#endif
+#if GLOBAL_Q == 18
+#define   _IQacos(A)  _IQ18acos(A)
+#endif
+#if GLOBAL_Q == 17
+#define   _IQacos(A)  _IQ17acos(A)
+#endif
+#if GLOBAL_Q == 16
+#define   _IQacos(A)  _IQ16acos(A)
+#endif
+#if GLOBAL_Q == 15
+#define   _IQacos(A)  _IQ15acos(A)
+#endif
+#if GLOBAL_Q == 14
+#define   _IQacos(A)  _IQ14acos(A)
+#endif
+#if GLOBAL_Q == 13
+#define   _IQacos(A)  _IQ13acos(A)
+#endif
+#if GLOBAL_Q == 12
+#define   _IQacos(A)  _IQ12acos(A)
+#endif
+#if GLOBAL_Q == 11
+#define   _IQacos(A)  _IQ11acos(A)
+#endif
+#if GLOBAL_Q == 10
+#define   _IQacos(A)  _IQ10acos(A)
+#endif
+#if GLOBAL_Q == 9
+#define   _IQacos(A)  _IQ9acos(A)
+#endif
+#if GLOBAL_Q == 8
+#define   _IQacos(A)  _IQ8acos(A)
+#endif
+#if GLOBAL_Q == 7
+#define   _IQacos(A)  _IQ7acos(A)
+#endif
+#if GLOBAL_Q == 6
+#define   _IQacos(A)  _IQ6acos(A)
+#endif
+#if GLOBAL_Q == 5
+#define   _IQacos(A)  _IQ5acos(A)
+#endif
+#if GLOBAL_Q == 4
+#define   _IQacos(A)  _IQ4acos(A)
+#endif
+#if GLOBAL_Q == 3
+#define   _IQacos(A)  _IQ3acos(A)
+#endif
+#if GLOBAL_Q == 2
+#define   _IQacos(A)  _IQ2acos(A)
+#endif
+#if GLOBAL_Q == 1
+#define   _IQacos(A)  _IQ1acos(A)
+#endif
+//---------------------------------------------------------------------------
+extern    long _IQ30atan2(long A, long B);
+extern    long _IQ29atan2(long A, long B);
+extern    long _IQ28atan2(long A, long B);
+extern    long _IQ27atan2(long A, long B);
+extern    long _IQ26atan2(long A, long B);
+extern    long _IQ25atan2(long A, long B);
+extern    long _IQ24atan2(long A, long B);
+extern    long _IQ23atan2(long A, long B);
+extern    long _IQ22atan2(long A, long B);
+extern    long _IQ21atan2(long A, long B);
+extern    long _IQ20atan2(long A, long B);
+extern    long _IQ19atan2(long A, long B);
+extern    long _IQ18atan2(long A, long B);
+extern    long _IQ17atan2(long A, long B);
+extern    long _IQ16atan2(long A, long B);
+extern    long _IQ15atan2(long A, long B);
+extern    long _IQ14atan2(long A, long B);
+extern    long _IQ13atan2(long A, long B);
+extern    long _IQ12atan2(long A, long B);
+extern    long _IQ11atan2(long A, long B);
+extern    long _IQ10atan2(long A, long B);
+extern    long _IQ9atan2(long A, long B);
+extern    long _IQ8atan2(long A, long B);
+extern    long _IQ7atan2(long A, long B);
+extern    long _IQ6atan2(long A, long B);
+extern    long _IQ5atan2(long A, long B);
+extern    long _IQ4atan2(long A, long B);
+extern    long _IQ3atan2(long A, long B);
+extern    long _IQ2atan2(long A, long B);
+extern    long _IQ1atan2(long A, long B);
+
+#if GLOBAL_Q == 30
+#define   _IQatan2(A,B)  _IQ30atan2(A,B)
+#endif
+#if GLOBAL_Q == 29
+#define   _IQatan2(A,B)  _IQ29atan2(A,B)
+#endif
+#if GLOBAL_Q == 28
+#define   _IQatan2(A,B)  _IQ28atan2(A,B)
+#endif
+#if GLOBAL_Q == 27
+#define   _IQatan2(A,B)  _IQ27atan2(A,B)
+#endif
+#if GLOBAL_Q == 26
+#define   _IQatan2(A,B)  _IQ26atan2(A,B)
+#endif
+#if GLOBAL_Q == 25
+#define   _IQatan2(A,B)  _IQ25atan2(A,B)
+#endif
+#if GLOBAL_Q == 24
+#define   _IQatan2(A,B)  _IQ24atan2(A,B)
+#endif
+#if GLOBAL_Q == 23
+#define   _IQatan2(A,B)  _IQ23atan2(A,B)
+#endif
+#if GLOBAL_Q == 22
+#define   _IQatan2(A,B)  _IQ22atan2(A,B)
+#endif
+#if GLOBAL_Q == 21
+#define   _IQatan2(A,B)  _IQ21atan2(A,B)
+#endif
+#if GLOBAL_Q == 20
+#define   _IQatan2(A,B)  _IQ20atan2(A,B)
+#endif
+#if GLOBAL_Q == 19
+#define   _IQatan2(A,B)  _IQ19atan2(A,B)
+#endif
+#if GLOBAL_Q == 18
+#define   _IQatan2(A,B)  _IQ18atan2(A,B)
+#endif
+#if GLOBAL_Q == 17
+#define   _IQatan2(A,B)  _IQ17atan2(A,B)
+#endif
+#if GLOBAL_Q == 16
+#define   _IQatan2(A,B)  _IQ16atan2(A,B)
+#endif
+#if GLOBAL_Q == 15
+#define   _IQatan2(A,B)  _IQ15atan2(A,B)
+#endif
+#if GLOBAL_Q == 14
+#define   _IQatan2(A,B)  _IQ14atan2(A,B)
+#endif
+#if GLOBAL_Q == 13
+#define   _IQatan2(A,B)  _IQ13atan2(A,B)
+#endif
+#if GLOBAL_Q == 12
+#define   _IQatan2(A,B)  _IQ12atan2(A,B)
+#endif
+#if GLOBAL_Q == 11
+#define   _IQatan2(A,B)  _IQ11atan2(A,B)
+#endif
+#if GLOBAL_Q == 10
+#define   _IQatan2(A,B)  _IQ10atan2(A,B)
+#endif
+#if GLOBAL_Q == 9
+#define   _IQatan2(A,B)  _IQ9atan2(A,B)
+#endif
+#if GLOBAL_Q == 8
+#define   _IQatan2(A,B)  _IQ8atan2(A,B)
+#endif
+#if GLOBAL_Q == 7
+#define   _IQatan2(A,B)  _IQ7atan2(A,B)
+#endif
+#if GLOBAL_Q == 6
+#define   _IQatan2(A,B)  _IQ6atan2(A,B)
+#endif
+#if GLOBAL_Q == 5
+#define   _IQatan2(A,B)  _IQ5atan2(A,B)
+#endif
+#if GLOBAL_Q == 4
+#define   _IQatan2(A,B)  _IQ4atan2(A,B)
+#endif
+#if GLOBAL_Q == 3
+#define   _IQatan2(A,B)  _IQ3atan2(A,B)
+#endif
+#if GLOBAL_Q == 2
+#define   _IQatan2(A,B)  _IQ2atan2(A,B)
+#endif
+#if GLOBAL_Q == 1
+#define   _IQatan2(A,B)  _IQ1atan2(A,B)
+#endif
+//---------------------------------------------------------------------------
+extern    long _IQ30atan2PU(long A, long B);
+extern    long _IQ29atan2PU(long A, long B);
+extern    long _IQ28atan2PU(long A, long B);
+extern    long _IQ27atan2PU(long A, long B);
+extern    long _IQ26atan2PU(long A, long B);
+extern    long _IQ25atan2PU(long A, long B);
+extern    long _IQ24atan2PU(long A, long B);
+extern    long _IQ23atan2PU(long A, long B);
+extern    long _IQ22atan2PU(long A, long B);
+extern    long _IQ21atan2PU(long A, long B);
+extern    long _IQ20atan2PU(long A, long B);
+extern    long _IQ19atan2PU(long A, long B);
+extern    long _IQ18atan2PU(long A, long B);
+extern    long _IQ17atan2PU(long A, long B);
+extern    long _IQ16atan2PU(long A, long B);
+extern    long _IQ15atan2PU(long A, long B);
+extern    long _IQ14atan2PU(long A, long B);
+extern    long _IQ13atan2PU(long A, long B);
+extern    long _IQ12atan2PU(long A, long B);
+extern    long _IQ11atan2PU(long A, long B);
+extern    long _IQ10atan2PU(long A, long B);
+extern    long _IQ9atan2PU(long A, long B);
+extern    long _IQ8atan2PU(long A, long B);
+extern    long _IQ7atan2PU(long A, long B);
+extern    long _IQ6atan2PU(long A, long B);
+extern    long _IQ5atan2PU(long A, long B);
+extern    long _IQ4atan2PU(long A, long B);
+extern    long _IQ3atan2PU(long A, long B);
+extern    long _IQ2atan2PU(long A, long B);
+extern    long _IQ1atan2PU(long A, long B);
+
+#if GLOBAL_Q == 30
+#define   _IQatan2PU(A,B)  _IQ30atan2PU(A,B)
+#endif
+#if GLOBAL_Q == 29
+#define   _IQatan2PU(A,B)  _IQ29atan2PU(A,B)
+#endif
+#if GLOBAL_Q == 28
+#define   _IQatan2PU(A,B)  _IQ28atan2PU(A,B)
+#endif
+#if GLOBAL_Q == 27
+#define   _IQatan2PU(A,B)  _IQ27atan2PU(A,B)
+#endif
+#if GLOBAL_Q == 26
+#define   _IQatan2PU(A,B)  _IQ26atan2PU(A,B)
+#endif
+#if GLOBAL_Q == 25
+#define   _IQatan2PU(A,B)  _IQ25atan2PU(A,B)
+#endif
+#if GLOBAL_Q == 24
+#define   _IQatan2PU(A,B)  _IQ24atan2PU(A,B)
+#endif
+#if GLOBAL_Q == 23
+#define   _IQatan2PU(A,B)  _IQ23atan2PU(A,B)
+#endif
+#if GLOBAL_Q == 22
+#define   _IQatan2PU(A,B)  _IQ22atan2PU(A,B)
+#endif
+#if GLOBAL_Q == 21
+#define   _IQatan2PU(A,B)  _IQ21atan2PU(A,B)
+#endif
+#if GLOBAL_Q == 20
+#define   _IQatan2PU(A,B)  _IQ20atan2PU(A,B)
+#endif
+#if GLOBAL_Q == 19
+#define   _IQatan2PU(A,B)  _IQ19atan2PU(A,B)
+#endif
+#if GLOBAL_Q == 18
+#define   _IQatan2PU(A,B)  _IQ18atan2PU(A,B)
+#endif
+#if GLOBAL_Q == 17
+#define   _IQatan2PU(A,B)  _IQ17atan2PU(A,B)
+#endif
+#if GLOBAL_Q == 16
+#define   _IQatan2PU(A,B)  _IQ16atan2PU(A,B)
+#endif
+#if GLOBAL_Q == 15
+#define   _IQatan2PU(A,B)  _IQ15atan2PU(A,B)
+#endif
+#if GLOBAL_Q == 14
+#define   _IQatan2PU(A,B)  _IQ14atan2PU(A,B)
+#endif
+#if GLOBAL_Q == 13
+#define   _IQatan2PU(A,B)  _IQ13atan2PU(A,B)
+#endif
+#if GLOBAL_Q == 12
+#define   _IQatan2PU(A,B)  _IQ12atan2PU(A,B)
+#endif
+#if GLOBAL_Q == 11
+#define   _IQatan2PU(A,B)  _IQ11atan2PU(A,B)
+#endif
+#if GLOBAL_Q == 10
+#define   _IQatan2PU(A,B)  _IQ10atan2PU(A,B)
+#endif
+#if GLOBAL_Q == 9
+#define   _IQatan2PU(A,B)  _IQ9atan2PU(A,B)
+#endif
+#if GLOBAL_Q == 8
+#define   _IQatan2PU(A,B)  _IQ8atan2PU(A,B)
+#endif
+#if GLOBAL_Q == 7
+#define   _IQatan2PU(A,B)  _IQ7atan2PU(A,B)
+#endif
+#if GLOBAL_Q == 6
+#define   _IQatan2PU(A,B)  _IQ6atan2PU(A,B)
+#endif
+#if GLOBAL_Q == 5
+#define   _IQatan2PU(A,B)  _IQ5atan2PU(A,B)
+#endif
+#if GLOBAL_Q == 4
+#define   _IQatan2PU(A,B)  _IQ4atan2PU(A,B)
+#endif
+#if GLOBAL_Q == 3
+#define   _IQatan2PU(A,B)  _IQ3atan2PU(A,B)
+#endif
+#if GLOBAL_Q == 2
+#define   _IQatan2PU(A,B)  _IQ2atan2PU(A,B)
+#endif
+#if GLOBAL_Q == 1
+#define   _IQatan2PU(A,B)  _IQ1atan2PU(A,B)
+#endif
+//---------------------------------------------------------------------------
+#define   _IQ30atan(A)  _IQ30atan2(A,_IQ30(1.0))
+#define   _IQ29atan(A)  _IQ29atan2(A,_IQ29(1.0))
+#define   _IQ28atan(A)  _IQ28atan2(A,_IQ28(1.0))
+#define   _IQ27atan(A)  _IQ27atan2(A,_IQ27(1.0))
+#define   _IQ26atan(A)  _IQ26atan2(A,_IQ26(1.0))
+#define   _IQ25atan(A)  _IQ25atan2(A,_IQ25(1.0))
+#define   _IQ24atan(A)  _IQ24atan2(A,_IQ24(1.0))
+#define   _IQ23atan(A)  _IQ23atan2(A,_IQ23(1.0))
+#define   _IQ22atan(A)  _IQ22atan2(A,_IQ22(1.0))
+#define   _IQ21atan(A)  _IQ21atan2(A,_IQ21(1.0))
+#define   _IQ20atan(A)  _IQ20atan2(A,_IQ20(1.0))
+#define   _IQ19atan(A)  _IQ19atan2(A,_IQ19(1.0))
+#define   _IQ18atan(A)  _IQ18atan2(A,_IQ18(1.0))
+#define   _IQ17atan(A)  _IQ17atan2(A,_IQ17(1.0))
+#define   _IQ16atan(A)  _IQ16atan2(A,_IQ16(1.0))
+#define   _IQ15atan(A)  _IQ15atan2(A,_IQ15(1.0))
+#define   _IQ14atan(A)  _IQ14atan2(A,_IQ14(1.0))
+#define   _IQ13atan(A)  _IQ13atan2(A,_IQ13(1.0))
+#define   _IQ12atan(A)  _IQ12atan2(A,_IQ12(1.0))
+#define   _IQ11atan(A)  _IQ11atan2(A,_IQ11(1.0))
+#define   _IQ10atan(A)  _IQ10atan2(A,_IQ10(1.0))
+#define   _IQ9atan(A)   _IQ9atan2(A,_IQ9(1.0))
+#define   _IQ8atan(A)   _IQ8atan2(A,_IQ8(1.0))
+#define   _IQ7atan(A)   _IQ7atan2(A,_IQ7(1.0))
+#define   _IQ6atan(A)   _IQ6atan2(A,_IQ6(1.0))
+#define   _IQ5atan(A)   _IQ5atan2(A,_IQ5(1.0))
+#define   _IQ4atan(A)   _IQ4atan2(A,_IQ4(1.0))
+#define   _IQ3atan(A)   _IQ3atan2(A,_IQ3(1.0))
+#define   _IQ2atan(A)   _IQ2atan2(A,_IQ2(1.0))
+#define   _IQ1atan(A)   _IQ1atan2(A,_IQ1(1.0))
+#if GLOBAL_Q == 30
+#define   _IQatan(A)  _IQ30atan2(A,_IQ(1.0))
+#endif
+#if GLOBAL_Q == 29
+#define   _IQatan(A)  _IQ29atan2(A,_IQ(1.0))
+#endif
+#if GLOBAL_Q == 28
+#define   _IQatan(A)  _IQ28atan2(A,_IQ(1.0))
+#endif
+#if GLOBAL_Q == 27
+#define   _IQatan(A)  _IQ27atan2(A,_IQ(1.0))
+#endif
+#if GLOBAL_Q == 26
+#define   _IQatan(A)  _IQ26atan2(A,_IQ(1.0))
+#endif
+#if GLOBAL_Q == 25
+#define   _IQatan(A)  _IQ25atan2(A,_IQ(1.0))
+#endif
+#if GLOBAL_Q == 24
+#define   _IQatan(A)  _IQ24atan2(A,_IQ(1.0))
+#endif
+#if GLOBAL_Q == 23
+#define   _IQatan(A)  _IQ23atan2(A,_IQ(1.0))
+#endif
+#if GLOBAL_Q == 22
+#define   _IQatan(A)  _IQ22atan2(A,_IQ(1.0))
+#endif
+#if GLOBAL_Q == 21
+#define   _IQatan(A)  _IQ21atan2(A,_IQ(1.0))
+#endif
+#if GLOBAL_Q == 20
+#define   _IQatan(A)  _IQ20atan2(A,_IQ(1.0))
+#endif
+#if GLOBAL_Q == 19
+#define   _IQatan(A)  _IQ19atan2(A,_IQ(1.0))
+#endif
+#if GLOBAL_Q == 18
+#define   _IQatan(A)  _IQ18atan2(A,_IQ(1.0))
+#endif
+#if GLOBAL_Q == 17
+#define   _IQatan(A)  _IQ17atan2(A,_IQ(1.0))
+#endif
+#if GLOBAL_Q == 16
+#define   _IQatan(A)  _IQ16atan2(A,_IQ(1.0))
+#endif
+#if GLOBAL_Q == 15
+#define   _IQatan(A)  _IQ15atan2(A,_IQ(1.0))
+#endif
+#if GLOBAL_Q == 14
+#define   _IQatan(A)  _IQ14atan2(A,_IQ(1.0))
+#endif
+#if GLOBAL_Q == 13
+#define   _IQatan(A)  _IQ13atan2(A,_IQ(1.0))
+#endif
+#if GLOBAL_Q == 12
+#define   _IQatan(A)  _IQ12atan2(A,_IQ(1.0))
+#endif
+#if GLOBAL_Q == 11
+#define   _IQatan(A)  _IQ11atan2(A,_IQ(1.0))
+#endif
+#if GLOBAL_Q == 10
+#define   _IQatan(A)  _IQ10atan2(A,_IQ(1.0))
+#endif
+#if GLOBAL_Q == 9
+#define   _IQatan(A)  _IQ9atan2(A,_IQ(1.0))
+#endif
+#if GLOBAL_Q == 8
+#define   _IQatan(A)  _IQ8atan2(A,_IQ(1.0))
+#endif
+#if GLOBAL_Q == 7
+#define   _IQatan(A)  _IQ7atan2(A,_IQ(1.0))
+#endif
+#if GLOBAL_Q == 6
+#define   _IQatan(A)  _IQ6atan2(A,_IQ(1.0))
+#endif
+#if GLOBAL_Q == 5
+#define   _IQatan(A)  _IQ5atan2(A,_IQ(1.0))
+#endif
+#if GLOBAL_Q == 4
+#define   _IQatan(A)  _IQ4atan2(A,_IQ(1.0))
+#endif
+#if GLOBAL_Q == 3
+#define   _IQatan(A)  _IQ3atan2(A,_IQ(1.0))
+#endif
+#if GLOBAL_Q == 2
+#define   _IQatan(A)  _IQ2atan2(A,_IQ(1.0))
+#endif
+#if GLOBAL_Q == 1
+#define   _IQatan(A)  _IQ1atan2(A,_IQ(1.0))
+#endif
+//---------------------------------------------------------------------------
+extern    long _IQ30sqrt(long A);
+extern    long _IQ29sqrt(long A);
+extern    long _IQ28sqrt(long A);
+extern    long _IQ27sqrt(long A);
+extern    long _IQ26sqrt(long A);
+extern    long _IQ25sqrt(long A);
+extern    long _IQ24sqrt(long A);
+extern    long _IQ23sqrt(long A);
+extern    long _IQ22sqrt(long A);
+extern    long _IQ21sqrt(long A);
+extern    long _IQ20sqrt(long A);
+extern    long _IQ19sqrt(long A);
+extern    long _IQ18sqrt(long A);
+extern    long _IQ17sqrt(long A);
+extern    long _IQ16sqrt(long A);
+extern    long _IQ15sqrt(long A);
+extern    long _IQ14sqrt(long A);
+extern    long _IQ13sqrt(long A);
+extern    long _IQ12sqrt(long A);
+extern    long _IQ11sqrt(long A);
+extern    long _IQ10sqrt(long A);
+extern    long _IQ9sqrt(long A);
+extern    long _IQ8sqrt(long A);
+extern    long _IQ7sqrt(long A);
+extern    long _IQ6sqrt(long A);
+extern    long _IQ5sqrt(long A);
+extern    long _IQ4sqrt(long A);
+extern    long _IQ3sqrt(long A);
+extern    long _IQ2sqrt(long A);
+extern    long _IQ1sqrt(long A);
+
+#if GLOBAL_Q == 30
+#define   _IQsqrt(A)  _IQ30sqrt(A)
+#endif
+#if GLOBAL_Q == 29
+#define   _IQsqrt(A)  _IQ29sqrt(A)
+#endif
+#if GLOBAL_Q == 28
+#define   _IQsqrt(A)  _IQ28sqrt(A)
+#endif
+#if GLOBAL_Q == 27
+#define   _IQsqrt(A)  _IQ27sqrt(A)
+#endif
+#if GLOBAL_Q == 26
+#define   _IQsqrt(A)  _IQ26sqrt(A)
+#endif
+#if GLOBAL_Q == 25
+#define   _IQsqrt(A)  _IQ25sqrt(A)
+#endif
+#if GLOBAL_Q == 24
+#define   _IQsqrt(A)  _IQ24sqrt(A)
+#endif
+#if GLOBAL_Q == 23
+#define   _IQsqrt(A)  _IQ23sqrt(A)
+#endif
+#if GLOBAL_Q == 22
+#define   _IQsqrt(A)  _IQ22sqrt(A)
+#endif
+#if GLOBAL_Q == 21
+#define   _IQsqrt(A)  _IQ21sqrt(A)
+#endif
+#if GLOBAL_Q == 20
+#define   _IQsqrt(A)  _IQ20sqrt(A)
+#endif
+#if GLOBAL_Q == 19
+#define   _IQsqrt(A)  _IQ19sqrt(A)
+#endif
+#if GLOBAL_Q == 18
+#define   _IQsqrt(A)  _IQ18sqrt(A)
+#endif
+#if GLOBAL_Q == 17
+#define   _IQsqrt(A)  _IQ17sqrt(A)
+#endif
+#if GLOBAL_Q == 16
+#define   _IQsqrt(A)  _IQ16sqrt(A)
+#endif
+#if GLOBAL_Q == 15
+#define   _IQsqrt(A)  _IQ15sqrt(A)
+#endif
+#if GLOBAL_Q == 14
+#define   _IQsqrt(A)  _IQ14sqrt(A)
+#endif
+#if GLOBAL_Q == 13
+#define   _IQsqrt(A)  _IQ13sqrt(A)
+#endif
+#if GLOBAL_Q == 12
+#define   _IQsqrt(A)  _IQ12sqrt(A)
+#endif
+#if GLOBAL_Q == 11
+#define   _IQsqrt(A)  _IQ11sqrt(A)
+#endif
+#if GLOBAL_Q == 10
+#define   _IQsqrt(A)  _IQ10sqrt(A)
+#endif
+#if GLOBAL_Q == 9
+#define   _IQsqrt(A)  _IQ9sqrt(A)
+#endif
+#if GLOBAL_Q == 8
+#define   _IQsqrt(A)  _IQ8sqrt(A)
+#endif
+#if GLOBAL_Q == 7
+#define   _IQsqrt(A)  _IQ7sqrt(A)
+#endif
+#if GLOBAL_Q == 6
+#define   _IQsqrt(A)  _IQ6sqrt(A)
+#endif
+#if GLOBAL_Q == 5
+#define   _IQsqrt(A)  _IQ5sqrt(A)
+#endif
+#if GLOBAL_Q == 4
+#define   _IQsqrt(A)  _IQ4sqrt(A)
+#endif
+#if GLOBAL_Q == 3
+#define   _IQsqrt(A)  _IQ3sqrt(A)
+#endif
+#if GLOBAL_Q == 2
+#define   _IQsqrt(A)  _IQ2sqrt(A)
+#endif
+#if GLOBAL_Q == 1
+#define   _IQsqrt(A)  _IQ1sqrt(A)
+#endif
+//---------------------------------------------------------------------------
+extern    long _IQ30isqrt(long A);
+extern    long _IQ29isqrt(long A);
+extern    long _IQ28isqrt(long A);
+extern    long _IQ27isqrt(long A);
+extern    long _IQ26isqrt(long A);
+extern    long _IQ25isqrt(long A);
+extern    long _IQ24isqrt(long A);
+extern    long _IQ23isqrt(long A);
+extern    long _IQ22isqrt(long A);
+extern    long _IQ21isqrt(long A);
+extern    long _IQ20isqrt(long A);
+extern    long _IQ19isqrt(long A);
+extern    long _IQ18isqrt(long A);
+extern    long _IQ17isqrt(long A);
+extern    long _IQ16isqrt(long A);
+extern    long _IQ15isqrt(long A);
+extern    long _IQ14isqrt(long A);
+extern    long _IQ13isqrt(long A);
+extern    long _IQ12isqrt(long A);
+extern    long _IQ11isqrt(long A);
+extern    long _IQ10isqrt(long A);
+extern    long _IQ9isqrt(long A);
+extern    long _IQ8isqrt(long A);
+extern    long _IQ7isqrt(long A);
+extern    long _IQ6isqrt(long A);
+extern    long _IQ5isqrt(long A);
+extern    long _IQ4isqrt(long A);
+extern    long _IQ3isqrt(long A);
+extern    long _IQ2isqrt(long A);
+extern    long _IQ1isqrt(long A);
+
+#if GLOBAL_Q == 30
+#define   _IQisqrt(A)  _IQ30isqrt(A)
+#endif
+#if GLOBAL_Q == 29
+#define   _IQisqrt(A)  _IQ29isqrt(A)
+#endif
+#if GLOBAL_Q == 28
+#define   _IQisqrt(A)  _IQ28isqrt(A)
+#endif
+#if GLOBAL_Q == 27
+#define   _IQisqrt(A)  _IQ27isqrt(A)
+#endif
+#if GLOBAL_Q == 26
+#define   _IQisqrt(A)  _IQ26isqrt(A)
+#endif
+#if GLOBAL_Q == 25
+#define   _IQisqrt(A)  _IQ25isqrt(A)
+#endif
+#if GLOBAL_Q == 24
+#define   _IQisqrt(A)  _IQ24isqrt(A)
+#endif
+#if GLOBAL_Q == 23
+#define   _IQisqrt(A)  _IQ23isqrt(A)
+#endif
+#if GLOBAL_Q == 22
+#define   _IQisqrt(A)  _IQ22isqrt(A)
+#endif
+#if GLOBAL_Q == 21
+#define   _IQisqrt(A)  _IQ21isqrt(A)
+#endif
+#if GLOBAL_Q == 20
+#define   _IQisqrt(A)  _IQ20isqrt(A)
+#endif
+#if GLOBAL_Q == 19
+#define   _IQisqrt(A)  _IQ19isqrt(A)
+#endif
+#if GLOBAL_Q == 18
+#define   _IQisqrt(A)  _IQ18isqrt(A)
+#endif
+#if GLOBAL_Q == 17
+#define   _IQisqrt(A)  _IQ17isqrt(A)
+#endif
+#if GLOBAL_Q == 16
+#define   _IQisqrt(A)  _IQ16isqrt(A)
+#endif
+#if GLOBAL_Q == 15
+#define   _IQisqrt(A)  _IQ15isqrt(A)
+#endif
+#if GLOBAL_Q == 14
+#define   _IQisqrt(A)  _IQ14isqrt(A)
+#endif
+#if GLOBAL_Q == 13
+#define   _IQisqrt(A)  _IQ13isqrt(A)
+#endif
+#if GLOBAL_Q == 12
+#define   _IQisqrt(A)  _IQ12isqrt(A)
+#endif
+#if GLOBAL_Q == 11
+#define   _IQisqrt(A)  _IQ11isqrt(A)
+#endif
+#if GLOBAL_Q == 10
+#define   _IQisqrt(A)  _IQ10isqrt(A)
+#endif
+#if GLOBAL_Q == 9
+#define   _IQisqrt(A)  _IQ9isqrt(A)
+#endif
+#if GLOBAL_Q == 8
+#define   _IQisqrt(A)  _IQ8isqrt(A)
+#endif
+#if GLOBAL_Q == 7
+#define   _IQisqrt(A)  _IQ7isqrt(A)
+#endif
+#if GLOBAL_Q == 6
+#define   _IQisqrt(A)  _IQ6isqrt(A)
+#endif
+#if GLOBAL_Q == 5
+#define   _IQisqrt(A)  _IQ5isqrt(A)
+#endif
+#if GLOBAL_Q == 4
+#define   _IQisqrt(A)  _IQ4isqrt(A)
+#endif
+#if GLOBAL_Q == 3
+#define   _IQisqrt(A)  _IQ3isqrt(A)
+#endif
+#if GLOBAL_Q == 2
+#define   _IQisqrt(A)  _IQ2isqrt(A)
+#endif
+#if GLOBAL_Q == 1
+#define   _IQisqrt(A)  _IQ1isqrt(A)
+#endif
+//---------------------------------------------------------------------------
+extern    long _IQ30exp(long A);
+extern    long _IQ29exp(long A);
+extern    long _IQ28exp(long A);
+extern    long _IQ27exp(long A);
+extern    long _IQ26exp(long A);
+extern    long _IQ25exp(long A);
+extern    long _IQ24exp(long A);
+extern    long _IQ23exp(long A);
+extern    long _IQ22exp(long A);
+extern    long _IQ21exp(long A);
+extern    long _IQ20exp(long A);
+extern    long _IQ19exp(long A);
+extern    long _IQ18exp(long A);
+extern    long _IQ17exp(long A);
+extern    long _IQ16exp(long A);
+extern    long _IQ15exp(long A);
+extern    long _IQ14exp(long A);
+extern    long _IQ13exp(long A);
+extern    long _IQ12exp(long A);
+extern    long _IQ11exp(long A);
+extern    long _IQ10exp(long A);
+extern    long _IQ9exp(long A);
+extern    long _IQ8exp(long A);
+extern    long _IQ7exp(long A);
+extern    long _IQ6exp(long A);
+extern    long _IQ5exp(long A);
+extern    long _IQ4exp(long A);
+extern    long _IQ3exp(long A);
+extern    long _IQ2exp(long A);
+extern    long _IQ1exp(long A);
+
+#if GLOBAL_Q == 30
+#define   _IQexp(A)  _IQ30exp(A)
+#endif
+#if GLOBAL_Q == 29
+#define   _IQexp(A)  _IQ29exp(A)
+#endif
+#if GLOBAL_Q == 28
+#define   _IQexp(A)  _IQ28exp(A)
+#endif
+#if GLOBAL_Q == 27
+#define   _IQexp(A)  _IQ27exp(A)
+#endif
+#if GLOBAL_Q == 26
+#define   _IQexp(A)  _IQ26exp(A)
+#endif
+#if GLOBAL_Q == 25
+#define   _IQexp(A)  _IQ25exp(A)
+#endif
+#if GLOBAL_Q == 24
+#define   _IQexp(A)  _IQ24exp(A)
+#endif
+#if GLOBAL_Q == 23
+#define   _IQexp(A)  _IQ23exp(A)
+#endif
+#if GLOBAL_Q == 22
+#define   _IQexp(A)  _IQ22exp(A)
+#endif
+#if GLOBAL_Q == 21
+#define   _IQexp(A)  _IQ21exp(A)
+#endif
+#if GLOBAL_Q == 20
+#define   _IQexp(A)  _IQ20exp(A)
+#endif
+#if GLOBAL_Q == 19
+#define   _IQexp(A)  _IQ19exp(A)
+#endif
+#if GLOBAL_Q == 18
+#define   _IQexp(A)  _IQ18exp(A)
+#endif
+#if GLOBAL_Q == 17
+#define   _IQexp(A)  _IQ17exp(A)
+#endif
+#if GLOBAL_Q == 16
+#define   _IQexp(A)  _IQ16exp(A)
+#endif
+#if GLOBAL_Q == 15
+#define   _IQexp(A)  _IQ15exp(A)
+#endif
+#if GLOBAL_Q == 14
+#define   _IQexp(A)  _IQ14exp(A)
+#endif
+#if GLOBAL_Q == 13
+#define   _IQexp(A)  _IQ13exp(A)
+#endif
+#if GLOBAL_Q == 12
+#define   _IQexp(A)  _IQ12exp(A)
+#endif
+#if GLOBAL_Q == 11
+#define   _IQexp(A)  _IQ11exp(A)
+#endif
+#if GLOBAL_Q == 10
+#define   _IQexp(A)  _IQ10exp(A)
+#endif
+#if GLOBAL_Q == 9
+#define   _IQexp(A)  _IQ9exp(A)
+#endif
+#if GLOBAL_Q == 8
+#define   _IQexp(A)  _IQ8exp(A)
+#endif
+#if GLOBAL_Q == 7
+#define   _IQexp(A)  _IQ7exp(A)
+#endif
+#if GLOBAL_Q == 6
+#define   _IQexp(A)  _IQ6exp(A)
+#endif
+#if GLOBAL_Q == 5
+#define   _IQexp(A)  _IQ5exp(A)
+#endif
+#if GLOBAL_Q == 4
+#define   _IQexp(A)  _IQ4exp(A)
+#endif
+#if GLOBAL_Q == 3
+#define   _IQexp(A)  _IQ3exp(A)
+#endif
+#if GLOBAL_Q == 2
+#define   _IQexp(A)  _IQ2exp(A)
+#endif
+#if GLOBAL_Q == 1
+#define   _IQexp(A)  _IQ1exp(A)
+#endif
+//---------------------------------------------------------------------------
+extern    long _IQ30int(long A);
+extern    long _IQ29int(long A);
+extern    long _IQ28int(long A);
+extern    long _IQ27int(long A);
+extern    long _IQ26int(long A);
+extern    long _IQ25int(long A);
+extern    long _IQ24int(long A);
+extern    long _IQ23int(long A);
+extern    long _IQ22int(long A);
+extern    long _IQ21int(long A);
+extern    long _IQ20int(long A);
+extern    long _IQ19int(long A);
+extern    long _IQ18int(long A);
+extern    long _IQ17int(long A);
+extern    long _IQ16int(long A);
+extern    long _IQ15int(long A);
+extern    long _IQ14int(long A);
+extern    long _IQ13int(long A);
+extern    long _IQ12int(long A);
+extern    long _IQ11int(long A);
+extern    long _IQ10int(long A);
+extern    long _IQ9int(long A);
+extern    long _IQ8int(long A);
+extern    long _IQ7int(long A);
+extern    long _IQ6int(long A);
+extern    long _IQ5int(long A);
+extern    long _IQ4int(long A);
+extern    long _IQ3int(long A);
+extern    long _IQ2int(long A);
+extern    long _IQ1int(long A);
+
+#if GLOBAL_Q == 30
+#define   _IQint(A)  _IQ30int(A)
+#endif
+#if GLOBAL_Q == 29
+#define   _IQint(A)  _IQ29int(A)
+#endif
+#if GLOBAL_Q == 28
+#define   _IQint(A)  _IQ28int(A)
+#endif
+#if GLOBAL_Q == 27
+#define   _IQint(A)  _IQ27int(A)
+#endif
+#if GLOBAL_Q == 26
+#define   _IQint(A)  _IQ26int(A)
+#endif
+#if GLOBAL_Q == 25
+#define   _IQint(A)  _IQ25int(A)
+#endif
+#if GLOBAL_Q == 24
+#define   _IQint(A)  _IQ24int(A)
+#endif
+#if GLOBAL_Q == 23
+#define   _IQint(A)  _IQ23int(A)
+#endif
+#if GLOBAL_Q == 22
+#define   _IQint(A)  _IQ22int(A)
+#endif
+#if GLOBAL_Q == 21
+#define   _IQint(A)  _IQ21int(A)
+#endif
+#if GLOBAL_Q == 20
+#define   _IQint(A)  _IQ20int(A)
+#endif
+#if GLOBAL_Q == 19
+#define   _IQint(A)  _IQ19int(A)
+#endif
+#if GLOBAL_Q == 18
+#define   _IQint(A)  _IQ18int(A)
+#endif
+#if GLOBAL_Q == 17
+#define   _IQint(A)  _IQ17int(A)
+#endif
+#if GLOBAL_Q == 16
+#define   _IQint(A)  _IQ16int(A)
+#endif
+#if GLOBAL_Q == 15
+#define   _IQint(A)  _IQ15int(A)
+#endif
+#if GLOBAL_Q == 14
+#define   _IQint(A)  _IQ14int(A)
+#endif
+#if GLOBAL_Q == 13
+#define   _IQint(A)  _IQ13int(A)
+#endif
+#if GLOBAL_Q == 12
+#define   _IQint(A)  _IQ12int(A)
+#endif
+#if GLOBAL_Q == 11
+#define   _IQint(A)  _IQ11int(A)
+#endif
+#if GLOBAL_Q == 10
+#define   _IQint(A)  _IQ10int(A)
+#endif
+#if GLOBAL_Q == 9
+#define   _IQint(A)  _IQ9int(A)
+#endif
+#if GLOBAL_Q == 8
+#define   _IQint(A)  _IQ8int(A)
+#endif
+#if GLOBAL_Q == 7
+#define   _IQint(A)  _IQ7int(A)
+#endif
+#if GLOBAL_Q == 6
+#define   _IQint(A)  _IQ6int(A)
+#endif
+#if GLOBAL_Q == 5
+#define   _IQint(A)  _IQ5int(A)
+#endif
+#if GLOBAL_Q == 4
+#define   _IQint(A)  _IQ4int(A)
+#endif
+#if GLOBAL_Q == 3
+#define   _IQint(A)  _IQ3int(A)
+#endif
+#if GLOBAL_Q == 2
+#define   _IQint(A)  _IQ2int(A)
+#endif
+#if GLOBAL_Q == 1
+#define   _IQint(A)  _IQ1int(A)
+#endif
+//---------------------------------------------------------------------------
+extern    long _IQ30frac(long A);
+extern    long _IQ29frac(long A);
+extern    long _IQ28frac(long A);
+extern    long _IQ27frac(long A);
+extern    long _IQ26frac(long A);
+extern    long _IQ25frac(long A);
+extern    long _IQ24frac(long A);
+extern    long _IQ23frac(long A);
+extern    long _IQ22frac(long A);
+extern    long _IQ21frac(long A);
+extern    long _IQ20frac(long A);
+extern    long _IQ19frac(long A);
+extern    long _IQ18frac(long A);
+extern    long _IQ17frac(long A);
+extern    long _IQ16frac(long A);
+extern    long _IQ15frac(long A);
+extern    long _IQ14frac(long A);
+extern    long _IQ13frac(long A);
+extern    long _IQ12frac(long A);
+extern    long _IQ11frac(long A);
+extern    long _IQ10frac(long A);
+extern    long _IQ9frac(long A);
+extern    long _IQ8frac(long A);
+extern    long _IQ7frac(long A);
+extern    long _IQ6frac(long A);
+extern    long _IQ5frac(long A);
+extern    long _IQ4frac(long A);
+extern    long _IQ3frac(long A);
+extern    long _IQ2frac(long A);
+extern    long _IQ1frac(long A);
+
+#if GLOBAL_Q == 30
+#define   _IQfrac(A)  _IQ30frac(A)
+#endif
+#if GLOBAL_Q == 29
+#define   _IQfrac(A)  _IQ29frac(A)
+#endif
+#if GLOBAL_Q == 28
+#define   _IQfrac(A)  _IQ28frac(A)
+#endif
+#if GLOBAL_Q == 27
+#define   _IQfrac(A)  _IQ27frac(A)
+#endif
+#if GLOBAL_Q == 26
+#define   _IQfrac(A)  _IQ26frac(A)
+#endif
+#if GLOBAL_Q == 25
+#define   _IQfrac(A)  _IQ25frac(A)
+#endif
+#if GLOBAL_Q == 24
+#define   _IQfrac(A)  _IQ24frac(A)
+#endif
+#if GLOBAL_Q == 23
+#define   _IQfrac(A)  _IQ23frac(A)
+#endif
+#if GLOBAL_Q == 22
+#define   _IQfrac(A)  _IQ22frac(A)
+#endif
+#if GLOBAL_Q == 21
+#define   _IQfrac(A)  _IQ21frac(A)
+#endif
+#if GLOBAL_Q == 20
+#define   _IQfrac(A)  _IQ20frac(A)
+#endif
+#if GLOBAL_Q == 19
+#define   _IQfrac(A)  _IQ19frac(A)
+#endif
+#if GLOBAL_Q == 18
+#define   _IQfrac(A)  _IQ18frac(A)
+#endif
+#if GLOBAL_Q == 17
+#define   _IQfrac(A)  _IQ17frac(A)
+#endif
+#if GLOBAL_Q == 16
+#define   _IQfrac(A)  _IQ16frac(A)
+#endif
+#if GLOBAL_Q == 15
+#define   _IQfrac(A)  _IQ15frac(A)
+#endif
+#if GLOBAL_Q == 14
+#define   _IQfrac(A)  _IQ14frac(A)
+#endif
+#if GLOBAL_Q == 13
+#define   _IQfrac(A)  _IQ13frac(A)
+#endif
+#if GLOBAL_Q == 12
+#define   _IQfrac(A)  _IQ12frac(A)
+#endif
+#if GLOBAL_Q == 11
+#define   _IQfrac(A)  _IQ11frac(A)
+#endif
+#if GLOBAL_Q == 10
+#define   _IQfrac(A)  _IQ10frac(A)
+#endif
+#if GLOBAL_Q == 9
+#define   _IQfrac(A)  _IQ9frac(A)
+#endif
+#if GLOBAL_Q == 8
+#define   _IQfrac(A)  _IQ8frac(A)
+#endif
+#if GLOBAL_Q == 7
+#define   _IQfrac(A)  _IQ7frac(A)
+#endif
+#if GLOBAL_Q == 6
+#define   _IQfrac(A)  _IQ6frac(A)
+#endif
+#if GLOBAL_Q == 5
+#define   _IQfrac(A)  _IQ5frac(A)
+#endif
+#if GLOBAL_Q == 4
+#define   _IQfrac(A)  _IQ4frac(A)
+#endif
+#if GLOBAL_Q == 3
+#define   _IQfrac(A)  _IQ3frac(A)
+#endif
+#if GLOBAL_Q == 2
+#define   _IQfrac(A)  _IQ2frac(A)
+#endif
+#if GLOBAL_Q == 1
+#define   _IQfrac(A)  _IQ1frac(A)
+#endif
+//---------------------------------------------------------------------------
+#define   _IQmpyIQX(A, IQA, B, IQB)    __IQxmpy(A, B, (GLOBAL_Q + 32 - IQA - IQB))
+#define   _IQ30mpyIQX(A, IQA, B, IQB)  __IQxmpy(A, B, (30 + 32 - IQA - IQB))
+#define   _IQ29mpyIQX(A, IQA, B, IQB)  __IQxmpy(A, B, (29 + 32 - IQA - IQB))
+#define   _IQ28mpyIQX(A, IQA, B, IQB)  __IQxmpy(A, B, (28 + 32 - IQA - IQB))
+#define   _IQ27mpyIQX(A, IQA, B, IQB)  __IQxmpy(A, B, (27 + 32 - IQA - IQB))
+#define   _IQ26mpyIQX(A, IQA, B, IQB)  __IQxmpy(A, B, (26 + 32 - IQA - IQB))
+#define   _IQ25mpyIQX(A, IQA, B, IQB)  __IQxmpy(A, B, (25 + 32 - IQA - IQB))
+#define   _IQ24mpyIQX(A, IQA, B, IQB)  __IQxmpy(A, B, (24 + 32 - IQA - IQB))
+#define   _IQ23mpyIQX(A, IQA, B, IQB)  __IQxmpy(A, B, (23 + 32 - IQA - IQB))
+#define   _IQ22mpyIQX(A, IQA, B, IQB)  __IQxmpy(A, B, (22 + 32 - IQA - IQB))
+#define   _IQ21mpyIQX(A, IQA, B, IQB)  __IQxmpy(A, B, (21 + 32 - IQA - IQB))
+#define   _IQ20mpyIQX(A, IQA, B, IQB)  __IQxmpy(A, B, (20 + 32 - IQA - IQB))
+#define   _IQ19mpyIQX(A, IQA, B, IQB)  __IQxmpy(A, B, (19 + 32 - IQA - IQB))
+#define   _IQ18mpyIQX(A, IQA, B, IQB)  __IQxmpy(A, B, (18 + 32 - IQA - IQB))
+#define   _IQ17mpyIQX(A, IQA, B, IQB)  __IQxmpy(A, B, (17 + 32 - IQA - IQB))
+#define   _IQ16mpyIQX(A, IQA, B, IQB)  __IQxmpy(A, B, (16 + 32 - IQA - IQB))
+#define   _IQ15mpyIQX(A, IQA, B, IQB)  __IQxmpy(A, B, (15 + 32 - IQA - IQB))
+#define   _IQ14mpyIQX(A, IQA, B, IQB)  __IQxmpy(A, B, (14 + 32 - IQA - IQB))
+#define   _IQ13mpyIQX(A, IQA, B, IQB)  __IQxmpy(A, B, (13 + 32 - IQA - IQB))
+#define   _IQ12mpyIQX(A, IQA, B, IQB)  __IQxmpy(A, B, (12 + 32 - IQA - IQB))
+#define   _IQ11mpyIQX(A, IQA, B, IQB)  __IQxmpy(A, B, (11 + 32 - IQA - IQB))
+#define   _IQ10mpyIQX(A, IQA, B, IQB)  __IQxmpy(A, B, (10 + 32 - IQA - IQB))
+#define   _IQ9mpyIQX(A, IQA, B, IQB)   __IQxmpy(A, B, (9 + 32 - IQA - IQB))
+#define   _IQ8mpyIQX(A, IQA, B, IQB)   __IQxmpy(A, B, (8 + 32 - IQA - IQB))
+#define   _IQ7mpyIQX(A, IQA, B, IQB)   __IQxmpy(A, B, (7 + 32 - IQA - IQB))
+#define   _IQ6mpyIQX(A, IQA, B, IQB)   __IQxmpy(A, B, (6 + 32 - IQA - IQB))
+#define   _IQ5mpyIQX(A, IQA, B, IQB)   __IQxmpy(A, B, (5 + 32 - IQA - IQB))
+#define   _IQ4mpyIQX(A, IQA, B, IQB)   __IQxmpy(A, B, (4 + 32 - IQA - IQB))
+#define   _IQ3mpyIQX(A, IQA, B, IQB)   __IQxmpy(A, B, (3 + 32 - IQA - IQB))
+#define   _IQ2mpyIQX(A, IQA, B, IQB)   __IQxmpy(A, B, (2 + 32 - IQA - IQB))
+#define   _IQ1mpyIQX(A, IQA, B, IQB)   __IQxmpy(A, B, (1 + 32 - IQA - IQB))
+//---------------------------------------------------------------------------
+#define   _IQmpyI32(A,B)    ((A)*(B))
+#define   _IQ30mpyI32(A,B)  ((A)*(B))
+#define   _IQ29mpyI32(A,B)  ((A)*(B))
+#define   _IQ28mpyI32(A,B)  ((A)*(B))
+#define   _IQ27mpyI32(A,B)  ((A)*(B))
+#define   _IQ26mpyI32(A,B)  ((A)*(B))
+#define   _IQ25mpyI32(A,B)  ((A)*(B))
+#define   _IQ24mpyI32(A,B)  ((A)*(B))
+#define   _IQ23mpyI32(A,B)  ((A)*(B))
+#define   _IQ22mpyI32(A,B)  ((A)*(B))
+#define   _IQ21mpyI32(A,B)  ((A)*(B))
+#define   _IQ20mpyI32(A,B)  ((A)*(B))
+#define   _IQ19mpyI32(A,B)  ((A)*(B))
+#define   _IQ18mpyI32(A,B)  ((A)*(B))
+#define   _IQ17mpyI32(A,B)  ((A)*(B))
+#define   _IQ16mpyI32(A,B)  ((A)*(B))
+#define   _IQ15mpyI32(A,B)  ((A)*(B))
+#define   _IQ14mpyI32(A,B)  ((A)*(B))
+#define   _IQ13mpyI32(A,B)  ((A)*(B))
+#define   _IQ12mpyI32(A,B)  ((A)*(B))
+#define   _IQ11mpyI32(A,B)  ((A)*(B))
+#define   _IQ10mpyI32(A,B)  ((A)*(B))
+#define   _IQ9mpyI32(A,B)   ((A)*(B))
+#define   _IQ8mpyI32(A,B)   ((A)*(B))
+#define   _IQ7mpyI32(A,B)   ((A)*(B))
+#define   _IQ6mpyI32(A,B)   ((A)*(B))
+#define   _IQ5mpyI32(A,B)   ((A)*(B))
+#define   _IQ4mpyI32(A,B)   ((A)*(B))
+#define   _IQ3mpyI32(A,B)   ((A)*(B))
+#define   _IQ2mpyI32(A,B)   ((A)*(B))
+#define   _IQ1mpyI32(A,B)   ((A)*(B))
+//---------------------------------------------------------------------------
+extern    long _IQ30mpyI32int(long A, long B);
+extern    long _IQ29mpyI32int(long A, long B);
+extern    long _IQ28mpyI32int(long A, long B);
+extern    long _IQ27mpyI32int(long A, long B);
+extern    long _IQ26mpyI32int(long A, long B);
+extern    long _IQ25mpyI32int(long A, long B);
+extern    long _IQ24mpyI32int(long A, long B);
+extern    long _IQ23mpyI32int(long A, long B);
+extern    long _IQ22mpyI32int(long A, long B);
+extern    long _IQ21mpyI32int(long A, long B);
+extern    long _IQ20mpyI32int(long A, long B);
+extern    long _IQ19mpyI32int(long A, long B);
+extern    long _IQ18mpyI32int(long A, long B);
+extern    long _IQ17mpyI32int(long A, long B);
+extern    long _IQ16mpyI32int(long A, long B);
+extern    long _IQ15mpyI32int(long A, long B);
+extern    long _IQ14mpyI32int(long A, long B);
+extern    long _IQ13mpyI32int(long A, long B);
+extern    long _IQ12mpyI32int(long A, long B);
+extern    long _IQ11mpyI32int(long A, long B);
+extern    long _IQ10mpyI32int(long A, long B);
+extern    long _IQ9mpyI32int(long A, long B);
+extern    long _IQ8mpyI32int(long A, long B);
+extern    long _IQ7mpyI32int(long A, long B);
+extern    long _IQ6mpyI32int(long A, long B);
+extern    long _IQ5mpyI32int(long A, long B);
+extern    long _IQ4mpyI32int(long A, long B);
+extern    long _IQ3mpyI32int(long A, long B);
+extern    long _IQ2mpyI32int(long A, long B);
+extern    long _IQ1mpyI32int(long A, long B);
+
+#if GLOBAL_Q == 30
+#define   _IQmpyI32int(A, B)  _IQ30mpyI32int(A, B)
+#endif
+#if GLOBAL_Q == 29
+#define   _IQmpyI32int(A, B)  _IQ29mpyI32int(A, B)
+#endif
+#if GLOBAL_Q == 28
+#define   _IQmpyI32int(A, B)  _IQ28mpyI32int(A, B)
+#endif
+#if GLOBAL_Q == 27
+#define   _IQmpyI32int(A, B)  _IQ27mpyI32int(A, B)
+#endif
+#if GLOBAL_Q == 26
+#define   _IQmpyI32int(A, B)  _IQ26mpyI32int(A, B)
+#endif
+#if GLOBAL_Q == 25
+#define   _IQmpyI32int(A, B)  _IQ25mpyI32int(A, B)
+#endif
+#if GLOBAL_Q == 24
+#define   _IQmpyI32int(A, B)  _IQ24mpyI32int(A, B)
+#endif
+#if GLOBAL_Q == 23
+#define   _IQmpyI32int(A, B)  _IQ23mpyI32int(A, B)
+#endif
+#if GLOBAL_Q == 22
+#define   _IQmpyI32int(A, B)  _IQ22mpyI32int(A, B)
+#endif
+#if GLOBAL_Q == 21
+#define   _IQmpyI32int(A, B)  _IQ21mpyI32int(A, B)
+#endif
+#if GLOBAL_Q == 20
+#define   _IQmpyI32int(A, B)  _IQ20mpyI32int(A, B)
+#endif
+#if GLOBAL_Q == 19
+#define   _IQmpyI32int(A, B)  _IQ19mpyI32int(A, B)
+#endif
+#if GLOBAL_Q == 18
+#define   _IQmpyI32int(A, B)  _IQ18mpyI32int(A, B)
+#endif
+#if GLOBAL_Q == 17
+#define   _IQmpyI32int(A, B)  _IQ17mpyI32int(A, B)
+#endif
+#if GLOBAL_Q == 16
+#define   _IQmpyI32int(A, B)  _IQ16mpyI32int(A, B)
+#endif
+#if GLOBAL_Q == 15
+#define   _IQmpyI32int(A, B)  _IQ15mpyI32int(A, B)
+#endif
+#if GLOBAL_Q == 14
+#define   _IQmpyI32int(A, B)  _IQ14mpyI32int(A, B)
+#endif
+#if GLOBAL_Q == 13
+#define   _IQmpyI32int(A, B)  _IQ13mpyI32int(A, B)
+#endif
+#if GLOBAL_Q == 12
+#define   _IQmpyI32int(A, B)  _IQ12mpyI32int(A, B)
+#endif
+#if GLOBAL_Q == 11
+#define   _IQmpyI32int(A, B)  _IQ11mpyI32int(A, B)
+#endif
+#if GLOBAL_Q == 10
+#define   _IQmpyI32int(A, B)  _IQ10mpyI32int(A, B)
+#endif
+#if GLOBAL_Q == 9
+#define   _IQmpyI32int(A, B)  _IQ9mpyI32int(A, B)
+#endif
+#if GLOBAL_Q == 8
+#define   _IQmpyI32int(A, B)  _IQ8mpyI32int(A, B)
+#endif
+#if GLOBAL_Q == 7
+#define   _IQmpyI32int(A, B)  _IQ7mpyI32int(A, B)
+#endif
+#if GLOBAL_Q == 6
+#define   _IQmpyI32int(A, B)  _IQ6mpyI32int(A, B)
+#endif
+#if GLOBAL_Q == 5
+#define   _IQmpyI32int(A, B)  _IQ5mpyI32int(A, B)
+#endif
+#if GLOBAL_Q == 4
+#define   _IQmpyI32int(A, B)  _IQ4mpyI32int(A, B)
+#endif
+#if GLOBAL_Q == 3
+#define   _IQmpyI32int(A, B)  _IQ3mpyI32int(A, B)
+#endif
+#if GLOBAL_Q == 2
+#define   _IQmpyI32int(A, B)  _IQ2mpyI32int(A, B)
+#endif
+#if GLOBAL_Q == 1
+#define   _IQmpyI32int(A, B)  _IQ1mpyI32int(A, B)
+#endif
+//---------------------------------------------------------------------------
+extern    long _IQ30mpyI32frac(long A, long B);
+extern    long _IQ29mpyI32frac(long A, long B);
+extern    long _IQ28mpyI32frac(long A, long B);
+extern    long _IQ27mpyI32frac(long A, long B);
+extern    long _IQ26mpyI32frac(long A, long B);
+extern    long _IQ25mpyI32frac(long A, long B);
+extern    long _IQ24mpyI32frac(long A, long B);
+extern    long _IQ23mpyI32frac(long A, long B);
+extern    long _IQ22mpyI32frac(long A, long B);
+extern    long _IQ21mpyI32frac(long A, long B);
+extern    long _IQ20mpyI32frac(long A, long B);
+extern    long _IQ19mpyI32frac(long A, long B);
+extern    long _IQ18mpyI32frac(long A, long B);
+extern    long _IQ17mpyI32frac(long A, long B);
+extern    long _IQ16mpyI32frac(long A, long B);
+extern    long _IQ15mpyI32frac(long A, long B);
+extern    long _IQ14mpyI32frac(long A, long B);
+extern    long _IQ13mpyI32frac(long A, long B);
+extern    long _IQ12mpyI32frac(long A, long B);
+extern    long _IQ11mpyI32frac(long A, long B);
+extern    long _IQ10mpyI32frac(long A, long B);
+extern    long _IQ9mpyI32frac(long A, long B);
+extern    long _IQ8mpyI32frac(long A, long B);
+extern    long _IQ7mpyI32frac(long A, long B);
+extern    long _IQ6mpyI32frac(long A, long B);
+extern    long _IQ5mpyI32frac(long A, long B);
+extern    long _IQ4mpyI32frac(long A, long B);
+extern    long _IQ3mpyI32frac(long A, long B);
+extern    long _IQ2mpyI32frac(long A, long B);
+extern    long _IQ1mpyI32frac(long A, long B);
+
+#if GLOBAL_Q == 30
+#define   _IQmpyI32frac(A, B)  _IQ30mpyI32frac(A, B)
+#endif
+#if GLOBAL_Q == 29
+#define   _IQmpyI32frac(A, B)  _IQ29mpyI32frac(A, B)
+#endif
+#if GLOBAL_Q == 28
+#define   _IQmpyI32frac(A, B)  _IQ28mpyI32frac(A, B)
+#endif
+#if GLOBAL_Q == 27
+#define   _IQmpyI32frac(A, B)  _IQ27mpyI32frac(A, B)
+#endif
+#if GLOBAL_Q == 26
+#define   _IQmpyI32frac(A, B)  _IQ26mpyI32frac(A, B)
+#endif
+#if GLOBAL_Q == 25
+#define   _IQmpyI32frac(A, B)  _IQ25mpyI32frac(A, B)
+#endif
+#if GLOBAL_Q == 24
+#define   _IQmpyI32frac(A, B)  _IQ24mpyI32frac(A, B)
+#endif
+#if GLOBAL_Q == 23
+#define   _IQmpyI32frac(A, B)  _IQ23mpyI32frac(A, B)
+#endif
+#if GLOBAL_Q == 22
+#define   _IQmpyI32frac(A, B)  _IQ22mpyI32frac(A, B)
+#endif
+#if GLOBAL_Q == 21
+#define   _IQmpyI32frac(A, B)  _IQ21mpyI32frac(A, B)
+#endif
+#if GLOBAL_Q == 20
+#define   _IQmpyI32frac(A, B)  _IQ20mpyI32frac(A, B)
+#endif
+#if GLOBAL_Q == 19
+#define   _IQmpyI32frac(A, B)  _IQ19mpyI32frac(A, B)
+#endif
+#if GLOBAL_Q == 18
+#define   _IQmpyI32frac(A, B)  _IQ18mpyI32frac(A, B)
+#endif
+#if GLOBAL_Q == 17
+#define   _IQmpyI32frac(A, B)  _IQ17mpyI32frac(A, B)
+#endif
+#if GLOBAL_Q == 16
+#define   _IQmpyI32frac(A, B)  _IQ16mpyI32frac(A, B)
+#endif
+#if GLOBAL_Q == 15
+#define   _IQmpyI32frac(A, B)  _IQ15mpyI32frac(A, B)
+#endif
+#if GLOBAL_Q == 14
+#define   _IQmpyI32frac(A, B)  _IQ14mpyI32frac(A, B)
+#endif
+#if GLOBAL_Q == 13
+#define   _IQmpyI32frac(A, B)  _IQ13mpyI32frac(A, B)
+#endif
+#if GLOBAL_Q == 12
+#define   _IQmpyI32frac(A, B)  _IQ12mpyI32frac(A, B)
+#endif
+#if GLOBAL_Q == 11
+#define   _IQmpyI32frac(A, B)  _IQ11mpyI32frac(A, B)
+#endif
+#if GLOBAL_Q == 10
+#define   _IQmpyI32frac(A, B)  _IQ10mpyI32frac(A, B)
+#endif
+#if GLOBAL_Q == 9
+#define   _IQmpyI32frac(A, B)  _IQ9mpyI32frac(A, B)
+#endif
+#if GLOBAL_Q == 8
+#define   _IQmpyI32frac(A, B)  _IQ8mpyI32frac(A, B)
+#endif
+#if GLOBAL_Q == 7
+#define   _IQmpyI32frac(A, B)  _IQ7mpyI32frac(A, B)
+#endif
+#if GLOBAL_Q == 6
+#define   _IQmpyI32frac(A, B)  _IQ6mpyI32frac(A, B)
+#endif
+#if GLOBAL_Q == 5
+#define   _IQmpyI32frac(A, B)  _IQ5mpyI32frac(A, B)
+#endif
+#if GLOBAL_Q == 4
+#define   _IQmpyI32frac(A, B)  _IQ4mpyI32frac(A, B)
+#endif
+#if GLOBAL_Q == 3
+#define   _IQmpyI32frac(A, B)  _IQ3mpyI32frac(A, B)
+#endif
+#if GLOBAL_Q == 2
+#define   _IQmpyI32frac(A, B)  _IQ2mpyI32frac(A, B)
+#endif
+#if GLOBAL_Q == 1
+#define   _IQmpyI32frac(A, B)  _IQ1mpyI32frac(A, B)
+#endif
+//---------------------------------------------------------------------------
+extern    long _IQ30mag(long A, long B);
+extern    long _IQ29mag(long A, long B);
+extern    long _IQ28mag(long A, long B);
+extern    long _IQ27mag(long A, long B);
+extern    long _IQ26mag(long A, long B);
+extern    long _IQ25mag(long A, long B);
+extern    long _IQ24mag(long A, long B);
+extern    long _IQ23mag(long A, long B);
+extern    long _IQ22mag(long A, long B);
+extern    long _IQ21mag(long A, long B);
+extern    long _IQ20mag(long A, long B);
+extern    long _IQ19mag(long A, long B);
+extern    long _IQ18mag(long A, long B);
+extern    long _IQ17mag(long A, long B);
+extern    long _IQ16mag(long A, long B);
+extern    long _IQ15mag(long A, long B);
+extern    long _IQ14mag(long A, long B);
+extern    long _IQ13mag(long A, long B);
+extern    long _IQ12mag(long A, long B);
+extern    long _IQ11mag(long A, long B);
+extern    long _IQ10mag(long A, long B);
+extern    long _IQ9mag(long A, long B);
+extern    long _IQ8mag(long A, long B);
+extern    long _IQ7mag(long A, long B);
+extern    long _IQ6mag(long A, long B);
+extern    long _IQ5mag(long A, long B);
+extern    long _IQ4mag(long A, long B);
+extern    long _IQ3mag(long A, long B);
+extern    long _IQ2mag(long A, long B);
+extern    long _IQ1mag(long A, long B);
+
+#if GLOBAL_Q == 30
+#define   _IQmag(A, B)  _IQ30mag(A, B)
+#endif
+#if GLOBAL_Q == 29
+#define   _IQmag(A, B)  _IQ29mag(A, B)
+#endif
+#if GLOBAL_Q == 28
+#define   _IQmag(A, B)  _IQ28mag(A, B)
+#endif
+#if GLOBAL_Q == 27
+#define   _IQmag(A, B)  _IQ27mag(A, B)
+#endif
+#if GLOBAL_Q == 26
+#define   _IQmag(A, B)  _IQ26mag(A, B)
+#endif
+#if GLOBAL_Q == 25
+#define   _IQmag(A, B)  _IQ25mag(A, B)
+#endif
+#if GLOBAL_Q == 24
+#define   _IQmag(A, B)  _IQ24mag(A, B)
+#endif
+#if GLOBAL_Q == 23
+#define   _IQmag(A, B)  _IQ23mag(A, B)
+#endif
+#if GLOBAL_Q == 22
+#define   _IQmag(A, B)  _IQ22mag(A, B)
+#endif
+#if GLOBAL_Q == 21
+#define   _IQmag(A, B)  _IQ21mag(A, B)
+#endif
+#if GLOBAL_Q == 20
+#define   _IQmag(A, B)  _IQ20mag(A, B)
+#endif
+#if GLOBAL_Q == 19
+#define   _IQmag(A, B)  _IQ19mag(A, B)
+#endif
+#if GLOBAL_Q == 18
+#define   _IQmag(A, B)  _IQ18mag(A, B)
+#endif
+#if GLOBAL_Q == 17
+#define   _IQmag(A, B)  _IQ17mag(A, B)
+#endif
+#if GLOBAL_Q == 16
+#define   _IQmag(A, B)  _IQ16mag(A, B)
+#endif
+#if GLOBAL_Q == 15
+#define   _IQmag(A, B)  _IQ15mag(A, B)
+#endif
+#if GLOBAL_Q == 14
+#define   _IQmag(A, B)  _IQ14mag(A, B)
+#endif
+#if GLOBAL_Q == 13
+#define   _IQmag(A, B)  _IQ13mag(A, B)
+#endif
+#if GLOBAL_Q == 12
+#define   _IQmag(A, B)  _IQ12mag(A, B)
+#endif
+#if GLOBAL_Q == 11
+#define   _IQmag(A, B)  _IQ11mag(A, B)
+#endif
+#if GLOBAL_Q == 10
+#define   _IQmag(A, B)  _IQ10mag(A, B)
+#endif
+#if GLOBAL_Q == 9
+#define   _IQmag(A, B)  _IQ9mag(A, B)
+#endif
+#if GLOBAL_Q == 8
+#define   _IQmag(A, B)  _IQ8mag(A, B)
+#endif
+#if GLOBAL_Q == 7
+#define   _IQmag(A, B)  _IQ7mag(A, B)
+#endif
+#if GLOBAL_Q == 6
+#define   _IQmag(A, B)  _IQ6mag(A, B)
+#endif
+#if GLOBAL_Q == 5
+#define   _IQmag(A, B)  _IQ5mag(A, B)
+#endif
+#if GLOBAL_Q == 4
+#define   _IQmag(A, B)  _IQ4mag(A, B)
+#endif
+#if GLOBAL_Q == 3
+#define   _IQmag(A, B)  _IQ3mag(A, B)
+#endif
+#if GLOBAL_Q == 2
+#define   _IQmag(A, B)  _IQ2mag(A, B)
+#endif
+#if GLOBAL_Q == 1
+#define   _IQmag(A, B)  _IQ1mag(A, B)
+#endif
+//---------------------------------------------------------------------------
+extern    long _atoIQN(const char *A, long q_value);
+#define   _atoIQ(A)    _atoIQN(A, GLOBAL_Q)
+#define   _atoIQ30(A)  _atoIQN(A, 30)
+#define   _atoIQ29(A)  _atoIQN(A, 29)
+#define   _atoIQ28(A)  _atoIQN(A, 28)
+#define   _atoIQ27(A)  _atoIQN(A, 27)
+#define   _atoIQ26(A)  _atoIQN(A, 26)
+#define   _atoIQ25(A)  _atoIQN(A, 25)
+#define   _atoIQ24(A)  _atoIQN(A, 24)
+#define   _atoIQ23(A)  _atoIQN(A, 23)
+#define   _atoIQ22(A)  _atoIQN(A, 22)
+#define   _atoIQ21(A)  _atoIQN(A, 21)
+#define   _atoIQ20(A)  _atoIQN(A, 20)
+#define   _atoIQ19(A)  _atoIQN(A, 19)
+#define   _atoIQ18(A)  _atoIQN(A, 18)
+#define   _atoIQ17(A)  _atoIQN(A, 17)
+#define   _atoIQ16(A)  _atoIQN(A, 16)
+#define   _atoIQ15(A)  _atoIQN(A, 15)
+#define   _atoIQ14(A)  _atoIQN(A, 14)
+#define   _atoIQ13(A)  _atoIQN(A, 13)
+#define   _atoIQ12(A)  _atoIQN(A, 12)
+#define   _atoIQ11(A)  _atoIQN(A, 11)
+#define   _atoIQ10(A)  _atoIQN(A, 10)
+#define   _atoIQ9(A)   _atoIQN(A, 9)
+#define   _atoIQ8(A)   _atoIQN(A, 8)
+#define   _atoIQ7(A)   _atoIQN(A, 7)
+#define   _atoIQ6(A)   _atoIQN(A, 6)
+#define   _atoIQ5(A)   _atoIQN(A, 5)
+#define   _atoIQ4(A)   _atoIQN(A, 4)
+#define   _atoIQ3(A)   _atoIQN(A, 3)
+#define   _atoIQ2(A)   _atoIQN(A, 2)
+#define   _atoIQ1(A)   _atoIQN(A, 1)
+//---------------------------------------------------------------------------
+extern    int __IQNtoa(char *A, const char *B, long C, int D);
+extern    int _IQ30toa(char *A, const char *B, long C);
+extern    int _IQ29toa(char *A, const char *B, long C);
+extern    int _IQ28toa(char *A, const char *B, long C);
+extern    int _IQ27toa(char *A, const char *B, long C);
+extern    int _IQ26toa(char *A, const char *B, long C);
+extern    int _IQ25toa(char *A, const char *B, long C);
+extern    int _IQ24toa(char *A, const char *B, long C);
+extern    int _IQ23toa(char *A, const char *B, long C);
+extern    int _IQ22toa(char *A, const char *B, long C);
+extern    int _IQ21toa(char *A, const char *B, long C);
+extern    int _IQ20toa(char *A, const char *B, long C);
+extern    int _IQ19toa(char *A, const char *B, long C);
+extern    int _IQ18toa(char *A, const char *B, long C);
+extern    int _IQ17toa(char *A, const char *B, long C);
+extern    int _IQ16toa(char *A, const char *B, long C);
+extern    int _IQ15toa(char *A, const char *B, long C);
+extern    int _IQ14toa(char *A, const char *B, long C);
+extern    int _IQ13toa(char *A, const char *B, long C);
+extern    int _IQ12toa(char *A, const char *B, long C);
+extern    int _IQ11toa(char *A, const char *B, long C);
+extern    int _IQ10toa(char *A, const char *B, long C);
+extern    int  _IQ9toa(char *A, const char *B, long C);
+extern    int  _IQ8toa(char *A, const char *B, long C);
+extern    int  _IQ7toa(char *A, const char *B, long C);
+extern    int  _IQ6toa(char *A, const char *B, long C);
+extern    int  _IQ5toa(char *A, const char *B, long C);
+extern    int  _IQ4toa(char *A, const char *B, long C);
+extern    int  _IQ3toa(char *A, const char *B, long C);
+extern    int  _IQ2toa(char *A, const char *B, long C);
+extern    int  _IQ1toa(char *A, const char *B, long C);
+
+
+#define   _IQ30toa(A, B, C)   __IQNtoa(A, B, C, 30);
+#define   _IQ29toa(A, B, C)   __IQNtoa(A, B, C, 29);
+#define   _IQ28toa(A, B, C)   __IQNtoa(A, B, C, 28);
+#define   _IQ27toa(A, B, C)   __IQNtoa(A, B, C, 27);
+#define   _IQ26toa(A, B, C)   __IQNtoa(A, B, C, 26);
+#define   _IQ25toa(A, B, C)   __IQNtoa(A, B, C, 25);
+#define   _IQ24toa(A, B, C)   __IQNtoa(A, B, C, 24);
+#define   _IQ23toa(A, B, C)   __IQNtoa(A, B, C, 23);
+#define   _IQ21toa(A, B, C)   __IQNtoa(A, B, C, 21);
+#define   _IQ22toa(A, B, C)   __IQNtoa(A, B, C, 22);
+#define   _IQ20toa(A, B, C)   __IQNtoa(A, B, C, 20);
+#define   _IQ19toa(A, B, C)   __IQNtoa(A, B, C, 19);
+#define   _IQ18toa(A, B, C)   __IQNtoa(A, B, C, 18);
+#define   _IQ17toa(A, B, C)   __IQNtoa(A, B, C, 17);
+#define   _IQ16toa(A, B, C)   __IQNtoa(A, B, C, 16);
+#define   _IQ15toa(A, B, C)   __IQNtoa(A, B, C, 15);
+#define   _IQ14toa(A, B, C)   __IQNtoa(A, B, C, 14);
+#define   _IQ13toa(A, B, C)   __IQNtoa(A, B, C, 13);
+#define   _IQ12toa(A, B, C)   __IQNtoa(A, B, C, 12);
+#define   _IQ11toa(A, B, C)   __IQNtoa(A, B, C, 11);
+#define   _IQ10toa(A, B, C)   __IQNtoa(A, B, C, 10);
+#define   _IQ9toa(A, B, C)    __IQNtoa(A, B, C, 9);
+#define   _IQ8toa(A, B, C)    __IQNtoa(A, B, C, 8);
+#define   _IQ7toa(A, B, C)    __IQNtoa(A, B, C, 7);
+#define   _IQ6toa(A, B, C)    __IQNtoa(A, B, C, 6);
+#define   _IQ5toa(A, B, C)    __IQNtoa(A, B, C, 5);
+#define   _IQ4toa(A, B, C)    __IQNtoa(A, B, C, 4);
+#define   _IQ3toa(A, B, C)    __IQNtoa(A, B, C, 3);
+#define   _IQ2toa(A, B, C)    __IQNtoa(A, B, C, 2);
+#define   _IQ1toa(A, B, C)    __IQNtoa(A, B, C, 1);
+
+
+#if GLOBAL_Q == 30
+#define   _IQtoa(A, B, C)     __IQNtoa(A, B, C, 30)
+#endif
+#if GLOBAL_Q == 29
+#define   _IQtoa(A, B, C)     __IQNtoa(A, B, C, 29)
+#endif
+#if GLOBAL_Q == 28
+#define   _IQtoa(A, B, C)     __IQNtoa(A, B, C, 28)
+#endif
+#if GLOBAL_Q == 27
+#define   _IQtoa(A, B, C)     __IQNtoa(A, B, C, 27)
+#endif
+#if GLOBAL_Q == 26
+#define   _IQtoa(A, B, C)     __IQNtoa(A, B, C, 26)
+#endif
+#if GLOBAL_Q == 25
+#define   _IQtoa(A, B, C)     __IQNtoa(A, B, C, 25)
+#endif
+#if GLOBAL_Q == 24
+#define   _IQtoa(A, B, C)     __IQNtoa(A, B, C, 24)
+#endif
+#if GLOBAL_Q == 23
+#define   _IQtoa(A, B, C)     __IQNtoa(A, B, C, 23)
+#endif
+#if GLOBAL_Q == 22
+#define   _IQtoa(A, B, C)     __IQNtoa(A, B, C, 22)
+#endif
+#if GLOBAL_Q == 21
+#define   _IQtoa(A, B, C)     __IQNtoa(A, B, C, 21)
+#endif
+#if GLOBAL_Q == 20
+#define   _IQtoa(A, B, C)     __IQNtoa(A, B, C, 20)
+#endif
+#if GLOBAL_Q == 19
+#define   _IQtoa(A, B, C)     __IQNtoa(A, B, C, 19)
+#endif
+#if GLOBAL_Q == 18
+#define   _IQtoa(A, B, C)     __IQNtoa(A, B, C, 18)
+#endif
+#if GLOBAL_Q == 17
+#define   _IQtoa(A, B, C)     __IQNtoa(A, B, C, 17)
+#endif
+#if GLOBAL_Q == 16
+#define   _IQtoa(A, B, C)     __IQNtoa(A, B, C, 16)
+#endif
+#if GLOBAL_Q == 15
+#define   _IQtoa(A, B, C)     __IQNtoa(A, B, C, 15)
+#endif
+#if GLOBAL_Q == 14
+#define   _IQtoa(A, B, C)     __IQNtoa(A, B, C, 14)
+#endif
+#if GLOBAL_Q == 13
+#define   _IQtoa(A, B, C)     __IQNtoa(A, B, C, 13)
+#endif
+#if GLOBAL_Q == 12
+#define   _IQtoa(A, B, C)     __IQNtoa(A, B, C, 12)
+#endif
+#if GLOBAL_Q == 11
+#define   _IQtoa(A, B, C)     __IQNtoa(A, B, C, 11)
+#endif
+#if GLOBAL_Q == 10
+#define   _IQtoa(A, B, C)     __IQNtoa(A, B, C, 10)
+#endif
+#if GLOBAL_Q == 9
+#define   _IQtoa(A, B, C)     __IQNtoa(A, B, C, 9)
+#endif
+#if GLOBAL_Q == 8
+#define   _IQtoa(A, B, C)     __IQNtoa(A, B, C, 8)
+#endif
+#if GLOBAL_Q == 7
+#define   _IQtoa(A, B, C)     __IQNtoa(A, B, C, 7)
+#endif
+#if GLOBAL_Q == 6
+#define   _IQtoa(A, B, C)     __IQNtoa(A, B, C, 6)
+#endif
+#if GLOBAL_Q == 5
+#define   _IQtoa(A, B, C)     __IQNtoa(A, B, C, 5)
+#endif
+#if GLOBAL_Q == 4
+#define   _IQtoa(A, B, C)     __IQNtoa(A, B, C, 4)
+#endif
+#if GLOBAL_Q == 3
+#define   _IQtoa(A, B, C)     __IQNtoa(A, B, C, 3)
+#endif
+#if GLOBAL_Q == 2
+#define   _IQtoa(A, B, C)     __IQNtoa(A, B, C, 2)
+#endif
+#if GLOBAL_Q == 1
+#define   _IQtoa(A, B, C)     __IQNtoa(A, B, C, 1)
+#endif
+//---------------------------------------------------------------------------
+#define   _IQabs(A)    labs(A)
+#define   _IQ30abs(A)  labs(A)
+#define   _IQ29abs(A)  labs(A)
+#define   _IQ28abs(A)  labs(A)
+#define   _IQ27abs(A)  labs(A)
+#define   _IQ26abs(A)  labs(A)
+#define   _IQ25abs(A)  labs(A)
+#define   _IQ24abs(A)  labs(A)
+#define   _IQ23abs(A)  labs(A)
+#define   _IQ22abs(A)  labs(A)
+#define   _IQ21abs(A)  labs(A)
+#define   _IQ20abs(A)  labs(A)
+#define   _IQ19abs(A)  labs(A)
+#define   _IQ18abs(A)  labs(A)
+#define   _IQ17abs(A)  labs(A)
+#define   _IQ16abs(A)  labs(A)
+#define   _IQ15abs(A)  labs(A)
+#define   _IQ14abs(A)  labs(A)
+#define   _IQ13abs(A)  labs(A)
+#define   _IQ12abs(A)  labs(A)
+#define   _IQ11abs(A)  labs(A)
+#define   _IQ10abs(A)  labs(A)
+#define   _IQ9abs(A)   labs(A)
+#define   _IQ8abs(A)   labs(A)
+#define   _IQ7abs(A)   labs(A)
+#define   _IQ6abs(A)   labs(A)
+#define   _IQ5abs(A)   labs(A)
+#define   _IQ4abs(A)   labs(A)
+#define   _IQ3abs(A)   labs(A)
+#define   _IQ2abs(A)   labs(A)
+#define   _IQ1abs(A)   labs(A)
+//###########################################################################
+#else   // MATH_TYPE == FLOAT_MATH
+//###########################################################################
+// If FLOAT_MATH is used, the IQmath library function are replaced by
+// equivalent floating point operations:
+//===========================================================================
+typedef   float   _iq;
+typedef   float   _iq30;
+typedef   float   _iq29;
+typedef   float   _iq28;
+typedef   float   _iq27;
+typedef   float   _iq26;
+typedef   float   _iq25;
+typedef   float   _iq24;
+typedef   float   _iq23;
+typedef   float   _iq22;
+typedef   float   _iq21;
+typedef   float   _iq20;
+typedef   float   _iq19;
+typedef   float   _iq18;
+typedef   float   _iq17;
+typedef   float   _iq16;
+typedef   float   _iq15;
+typedef   float   _iq14;
+typedef   float   _iq13;
+typedef   float   _iq12;
+typedef   float   _iq11;
+typedef   float   _iq10;
+typedef   float   _iq9;
+typedef   float   _iq8;
+typedef   float   _iq7;
+typedef   float   _iq6;
+typedef   float   _iq5;
+typedef   float   _iq4;
+typedef   float   _iq3;
+typedef   float   _iq2;
+typedef   float   _iq1;
+//---------------------------------------------------------------------------
+#define   _IQ(A)         (A)
+#define   _IQ30(A)       (A)
+#define   _IQ29(A)       (A)
+#define   _IQ28(A)       (A)
+#define   _IQ27(A)       (A)
+#define   _IQ26(A)       (A)
+#define   _IQ25(A)       (A)
+#define   _IQ24(A)       (A)
+#define   _IQ23(A)       (A)
+#define   _IQ22(A)       (A)
+#define   _IQ21(A)       (A)
+#define   _IQ20(A)       (A)
+#define   _IQ19(A)       (A)
+#define   _IQ18(A)       (A)
+#define   _IQ17(A)       (A)
+#define   _IQ16(A)       (A)
+#define   _IQ15(A)       (A)
+#define   _IQ14(A)       (A)
+#define   _IQ13(A)       (A)
+#define   _IQ12(A)       (A)
+#define   _IQ10(A)       (A)
+#define   _IQ9(A)        (A)
+#define   _IQ8(A)        (A)
+#define   _IQ7(A)        (A)
+#define   _IQ6(A)        (A)
+#define   _IQ5(A)        (A)
+#define   _IQ4(A)        (A)
+#define   _IQ3(A)        (A)
+#define   _IQ2(A)        (A)
+#define   _IQ1(A)        (A)
+//---------------------------------------------------------------------------
+#define   _IQtoF(A)      (A)
+#define   _IQ30toF(A)    (A)
+#define   _IQ29toF(A)    (A)
+#define   _IQ28toF(A)    (A)
+#define   _IQ27toF(A)    (A)
+#define   _IQ26toF(A)    (A)
+#define   _IQ25toF(A)    (A)
+#define   _IQ24toF(A)    (A)
+#define   _IQ23toF(A)    (A)
+#define   _IQ22toF(A)    (A)
+#define   _IQ21toF(A)    (A)
+#define   _IQ20toF(A)    (A)
+#define   _IQ19toF(A)    (A)
+#define   _IQ18toF(A)    (A)
+#define   _IQ17toF(A)    (A)
+#define   _IQ16toF(A)    (A)
+#define   _IQ15toF(A)    (A)
+#define   _IQ14toF(A)    (A)
+#define   _IQ13toF(A)    (A)
+#define   _IQ12toF(A)    (A)
+#define   _IQ11toF(A)    (A)
+#define   _IQ10toF(A)    (A)
+#define   _IQ9toF(A)     (A)
+#define   _IQ8toF(A)     (A)
+#define   _IQ7toF(A)     (A)
+#define   _IQ6toF(A)     (A)
+#define   _IQ5toF(A)     (A)
+#define   _IQ4toF(A)     (A)
+#define   _IQ3toF(A)     (A)
+#define   _IQ2toF(A)     (A)
+#define   _IQ1toF(A)     (A)
+//---------------------------------------------------------------------------
+extern  float _satf(float A, float Pos, float Neg);
+#define   _IQsat(A, Pos, Neg)    _satf(A, Pos, Neg)
+//---------------------------------------------------------------------------
+#define   _IQtoIQ30(A)   (A)
+#define   _IQtoIQ29(A)   (A)
+#define   _IQtoIQ28(A)   (A)
+#define   _IQtoIQ27(A)   (A)
+#define   _IQtoIQ26(A)   (A)
+#define   _IQtoIQ25(A)   (A)
+#define   _IQtoIQ24(A)   (A)
+#define   _IQtoIQ23(A)   (A)
+#define   _IQtoIQ22(A)   (A)
+#define   _IQtoIQ21(A)   (A)
+#define   _IQtoIQ20(A)   (A)
+#define   _IQtoIQ19(A)   (A)
+#define   _IQtoIQ18(A)   (A)
+#define   _IQtoIQ17(A)   (A)
+#define   _IQtoIQ16(A)   (A)
+#define   _IQtoIQ15(A)   (A)
+#define   _IQtoIQ14(A)   (A)
+#define   _IQtoIQ13(A)   (A)
+#define   _IQtoIQ12(A)   (A)
+#define   _IQtoIQ11(A)   (A)
+#define   _IQtoIQ10(A)   (A)
+#define   _IQtoIQ9(A)    (A)
+#define   _IQtoIQ8(A)    (A)
+#define   _IQtoIQ7(A)    (A)
+#define   _IQtoIQ6(A)    (A)
+#define   _IQtoIQ5(A)    (A)
+#define   _IQtoIQ4(A)    (A)
+#define   _IQtoIQ3(A)    (A)
+#define   _IQtoIQ2(A)    (A)
+#define   _IQtoIQ1(A)    (A)
+//---------------------------------------------------------------------------
+#define   _IQ30toIQ(A)   (A)
+#define   _IQ29toIQ(A)   (A)
+#define   _IQ28toIQ(A)   (A)
+#define   _IQ27toIQ(A)   (A)
+#define   _IQ26toIQ(A)   (A)
+#define   _IQ25toIQ(A)   (A)
+#define   _IQ24toIQ(A)   (A)
+#define   _IQ23toIQ(A)   (A)
+#define   _IQ22toIQ(A)   (A)
+#define   _IQ21toIQ(A)   (A)
+#define   _IQ20toIQ(A)   (A)
+#define   _IQ19toIQ(A)   (A)
+#define   _IQ18toIQ(A)   (A)
+#define   _IQ17toIQ(A)   (A)
+#define   _IQ16toIQ(A)   (A)
+#define   _IQ15toIQ(A)   (A)
+#define   _IQ14toIQ(A)   (A)
+#define   _IQ13toIQ(A)   (A)
+#define   _IQ12toIQ(A)   (A)
+#define   _IQ11toIQ(A)   (A)
+#define   _IQ10toIQ(A)   (A)
+#define   _IQ9toIQ(A)    (A)
+#define   _IQ8toIQ(A)    (A)
+#define   _IQ7toIQ(A)    (A)
+#define   _IQ6toIQ(A)    (A)
+#define   _IQ5toIQ(A)    (A)
+#define   _IQ4toIQ(A)    (A)
+#define   _IQ3toIQ(A)    (A)
+#define   _IQ2toIQ(A)    (A)
+#define   _IQ1toIQ(A)    (A)
+//---------------------------------------------------------------------------
+#define   _IQtoQ15(A)    (short) ((long)((A) * 32768.0L))
+#define   _IQtoQ14(A)    (short) ((long)((A) * 16384.0L))
+#define   _IQtoQ13(A)    (short) ((long)((A) * 8192.0L))
+#define   _IQtoQ12(A)    (short) ((long)((A) * 4096.0L))
+#define   _IQtoQ11(A)    (short) ((long)((A) * 2048.0L))
+#define   _IQtoQ10(A)    (short) ((long)((A) * 1024.0L))
+#define   _IQtoQ9(A)     (short) ((long)((A) * 512.0L))
+#define   _IQtoQ8(A)     (short) ((long)((A) * 256.0L))
+#define   _IQtoQ7(A)     (short) ((long)((A) * 128.0L))
+#define   _IQtoQ6(A)     (short) ((long)((A) * 64.0L))
+#define   _IQtoQ5(A)     (short) ((long)((A) * 32.0L))
+#define   _IQtoQ4(A)     (short) ((long)((A) * 16.0L))
+#define   _IQtoQ3(A)     (short) ((long)((A) * 8.0L))
+#define   _IQtoQ2(A)     (short) ((long)((A) * 4.0L))
+#define   _IQtoQ1(A)     (short) ((long)((A) * 2.0L))
+
+//---------------------------------------------------------------------------
+#define   _Q15toIQ(A)    (((float) (A)) * 0.000030518)
+#define   _Q14toIQ(A)    (((float) (A)) * 0.000061035)
+#define   _Q13toIQ(A)    (((float) (A)) * 0.000122070)
+#define   _Q12toIQ(A)    (((float) (A)) * 0.000244141)
+#define   _Q11toIQ(A)    (((float) (A)) * 0.000488281)
+#define   _Q10toIQ(A)    (((float) (A)) * 0.000976563)
+#define   _Q9toIQ(A)     (((float) (A)) * 0.001953125)
+#define   _Q8toIQ(A)     (((float) (A)) * 0.003906250)
+#define   _Q7toIQ(A)     (((float) (A)) * 0.007812500)
+#define   _Q6toIQ(A)     (((float) (A)) * 0.015625000)
+#define   _Q5toIQ(A)     (((float) (A)) * 0.031250000)
+#define   _Q4toIQ(A)     (((float) (A)) * 0.062500000)
+#define   _Q3toIQ(A)     (((float) (A)) * 0.125000000)
+#define   _Q2toIQ(A)     (((float) (A)) * 0.250000000)
+#define   _Q1toIQ(A)     (((float) (A)) * 0.500000000)
+//---------------------------------------------------------------------------
+#define   _IQmpy(A,B)         ((A) * (B))
+#define   _IQ30mpy(A,B)       ((A) * (B))
+#define   _IQ29mpy(A,B)       ((A) * (B))
+#define   _IQ28mpy(A,B)       ((A) * (B))
+#define   _IQ27mpy(A,B)       ((A) * (B))
+#define   _IQ26mpy(A,B)       ((A) * (B))
+#define   _IQ25mpy(A,B)       ((A) * (B))
+#define   _IQ24mpy(A,B)       ((A) * (B))
+#define   _IQ23mpy(A,B)       ((A) * (B))
+#define   _IQ22mpy(A,B)       ((A) * (B))
+#define   _IQ21mpy(A,B)       ((A) * (B))
+#define   _IQ20mpy(A,B)       ((A) * (B))
+#define   _IQ19mpy(A,B)       ((A) * (B))
+#define   _IQ18mpy(A,B)       ((A) * (B))
+#define   _IQ17mpy(A,B)       ((A) * (B))
+#define   _IQ16mpy(A,B)       ((A) * (B))
+#define   _IQ15mpy(A,B)       ((A) * (B))
+#define   _IQ14mpy(A,B)       ((A) * (B))
+#define   _IQ13mpy(A,B)       ((A) * (B))
+#define   _IQ12mpy(A,B)       ((A) * (B))
+#define   _IQ11mpy(A,B)       ((A) * (B))
+#define   _IQ10mpy(A,B)       ((A) * (B))
+#define   _IQ9mpy(A,B)        ((A) * (B))
+#define   _IQ8mpy(A,B)        ((A) * (B))
+#define   _IQ7mpy(A,B)        ((A) * (B))
+#define   _IQ6mpy(A,B)        ((A) * (B))
+#define   _IQ5mpy(A,B)        ((A) * (B))
+#define   _IQ4mpy(A,B)        ((A) * (B))
+#define   _IQ3mpy(A,B)        ((A) * (B))
+#define   _IQ2mpy(A,B)        ((A) * (B))
+#define   _IQ1mpy(A,B)        ((A) * (B))
+//---------------------------------------------------------------------------
+#define   _IQrmpy(A,B)        ((A) * (B))
+#define   _IQ30rmpy(A,B)      ((A) * (B))
+#define   _IQ29rmpy(A,B)      ((A) * (B))
+#define   _IQ28rmpy(A,B)      ((A) * (B))
+#define   _IQ27rmpy(A,B)      ((A) * (B))
+#define   _IQ26rmpy(A,B)      ((A) * (B))
+#define   _IQ25rmpy(A,B)      ((A) * (B))
+#define   _IQ24rmpy(A,B)      ((A) * (B))
+#define   _IQ23rmpy(A,B)      ((A) * (B))
+#define   _IQ22rmpy(A,B)      ((A) * (B))
+#define   _IQ21rmpy(A,B)      ((A) * (B))
+#define   _IQ20rmpy(A,B)      ((A) * (B))
+#define   _IQ19rmpy(A,B)      ((A) * (B))
+#define   _IQ18rmpy(A,B)      ((A) * (B))
+#define   _IQ17rmpy(A,B)      ((A) * (B))
+#define   _IQ16rmpy(A,B)      ((A) * (B))
+#define   _IQ15rmpy(A,B)      ((A) * (B))
+#define   _IQ14rmpy(A,B)      ((A) * (B))
+#define   _IQ13rmpy(A,B)      ((A) * (B))
+#define   _IQ12rmpy(A,B)      ((A) * (B))
+#define   _IQ11rmpy(A,B)      ((A) * (B))
+#define   _IQ10rmpy(A,B)      ((A) * (B))
+#define   _IQ9rmpy(A,B)       ((A) * (B))
+#define   _IQ8rmpy(A,B)       ((A) * (B))
+#define   _IQ7rmpy(A,B)       ((A) * (B))
+#define   _IQ6rmpy(A,B)       ((A) * (B))
+#define   _IQ5rmpy(A,B)       ((A) * (B))
+#define   _IQ4rmpy(A,B)       ((A) * (B))
+#define   _IQ3rmpy(A,B)       ((A) * (B))
+#define   _IQ2rmpy(A,B)       ((A) * (B))
+#define   _IQ1rmpy(A,B)       ((A) * (B))
+//---------------------------------------------------------------------------
+#define   _IQrsmpy(A,B)       ((A) * (B))
+#define   _IQ30rsmpy(A,B)     ((A) * (B))
+#define   _IQ29rsmpy(A,B)     ((A) * (B))
+#define   _IQ28rsmpy(A,B)     ((A) * (B))
+#define   _IQ27rsmpy(A,B)     ((A) * (B))
+#define   _IQ26rsmpy(A,B)     ((A) * (B))
+#define   _IQ25rsmpy(A,B)     ((A) * (B))
+#define   _IQ24rsmpy(A,B)     ((A) * (B))
+#define   _IQ23rsmpy(A,B)     ((A) * (B))
+#define   _IQ22rsmpy(A,B)     ((A) * (B))
+#define   _IQ21rsmpy(A,B)     ((A) * (B))
+#define   _IQ20rsmpy(A,B)     ((A) * (B))
+#define   _IQ19rsmpy(A,B)     ((A) * (B))
+#define   _IQ18rsmpy(A,B)     ((A) * (B))
+#define   _IQ17rsmpy(A,B)     ((A) * (B))
+#define   _IQ16rsmpy(A,B)     ((A) * (B))
+#define   _IQ15rsmpy(A,B)     ((A) * (B))
+#define   _IQ14rsmpy(A,B)     ((A) * (B))
+#define   _IQ13rsmpy(A,B)     ((A) * (B))
+#define   _IQ12rsmpy(A,B)     ((A) * (B))
+#define   _IQ11rsmpy(A,B)     ((A) * (B))
+#define   _IQ10rsmpy(A,B)     ((A) * (B))
+#define   _IQ9rsmpy(A,B)      ((A) * (B))
+#define   _IQ8rsmpy(A,B)      ((A) * (B))
+#define   _IQ7rsmpy(A,B)      ((A) * (B))
+#define   _IQ6rsmpy(A,B)      ((A) * (B))
+#define   _IQ5rsmpy(A,B)      ((A) * (B))
+#define   _IQ4rsmpy(A,B)      ((A) * (B))
+#define   _IQ3rsmpy(A,B)      ((A) * (B))
+#define   _IQ2rsmpy(A,B)      ((A) * (B))
+#define   _IQ1rsmpy(A,B)      ((A) * (B))
+//---------------------------------------------------------------------------
+#define   _IQdiv(A,B)         ((A) / (B))
+#define   _IQ30div(A,B)       ((A) / (B))
+#define   _IQ29div(A,B)       ((A) / (B))
+#define   _IQ28div(A,B)       ((A) / (B))
+#define   _IQ27div(A,B)       ((A) / (B))
+#define   _IQ26div(A,B)       ((A) / (B))
+#define   _IQ25div(A,B)       ((A) / (B))
+#define   _IQ24div(A,B)       ((A) / (B))
+#define   _IQ23div(A,B)       ((A) / (B))
+#define   _IQ22div(A,B)       ((A) / (B))
+#define   _IQ21div(A,B)       ((A) / (B))
+#define   _IQ20div(A,B)       ((A) / (B))
+#define   _IQ19div(A,B)       ((A) / (B))
+#define   _IQ18div(A,B)       ((A) / (B))
+#define   _IQ17div(A,B)       ((A) / (B))
+#define   _IQ16div(A,B)       ((A) / (B))
+#define   _IQ15div(A,B)       ((A) / (B))
+#define   _IQ14div(A,B)       ((A) / (B))
+#define   _IQ13div(A,B)       ((A) / (B))
+#define   _IQ12div(A,B)       ((A) / (B))
+#define   _IQ11div(A,B)       ((A) / (B))
+#define   _IQ10div(A,B)       ((A) / (B))
+#define   _IQ9div(A,B)        ((A) / (B))
+#define   _IQ8div(A,B)        ((A) / (B))
+#define   _IQ7div(A,B)        ((A) / (B))
+#define   _IQ6div(A,B)        ((A) / (B))
+#define   _IQ5div(A,B)        ((A) / (B))
+#define   _IQ4div(A,B)        ((A) / (B))
+#define   _IQ3div(A,B)        ((A) / (B))
+#define   _IQ2div(A,B)        ((A) / (B))
+#define   _IQ1div(A,B)        ((A) / (B))
+//---------------------------------------------------------------------------
+#define   _IQsin(A)           sin(A)
+#define   _IQ30sin(A)         sin(A)
+#define   _IQ29sin(A)         sin(A)
+#define   _IQ28sin(A)         sin(A)
+#define   _IQ27sin(A)         sin(A)
+#define   _IQ26sin(A)         sin(A)
+#define   _IQ25sin(A)         sin(A)
+#define   _IQ24sin(A)         sin(A)
+#define   _IQ23sin(A)         sin(A)
+#define   _IQ22sin(A)         sin(A)
+#define   _IQ21sin(A)         sin(A)
+#define   _IQ20sin(A)         sin(A)
+#define   _IQ19sin(A)         sin(A)
+#define   _IQ18sin(A)         sin(A)
+#define   _IQ17sin(A)         sin(A)
+#define   _IQ16sin(A)         sin(A)
+#define   _IQ15sin(A)         sin(A)
+#define   _IQ14sin(A)         sin(A)
+#define   _IQ13sin(A)         sin(A)
+#define   _IQ12sin(A)         sin(A)
+#define   _IQ11sin(A)         sin(A)
+#define   _IQ10sin(A)         sin(A)
+#define   _IQ9sin(A)          sin(A)
+#define   _IQ8sin(A)          sin(A)
+#define   _IQ7sin(A)          sin(A)
+#define   _IQ6sin(A)          sin(A)
+#define   _IQ5sin(A)          sin(A)
+#define   _IQ4sin(A)          sin(A)
+#define   _IQ3sin(A)          sin(A)
+#define   _IQ2sin(A)          sin(A)
+#define   _IQ1sin(A)          sin(A)
+//---------------------------------------------------------------------------
+#define   _IQsinPU(A)         sin((A)*6.283185307)
+#define   _IQ30sinPU(A)       sin((A)*6.283185307)
+#define   _IQ29sinPU(A)       sin((A)*6.283185307)
+#define   _IQ28sinPU(A)       sin((A)*6.283185307)
+#define   _IQ27sinPU(A)       sin((A)*6.283185307)
+#define   _IQ26sinPU(A)       sin((A)*6.283185307)
+#define   _IQ25sinPU(A)       sin((A)*6.283185307)
+#define   _IQ24sinPU(A)       sin((A)*6.283185307)
+#define   _IQ23sinPU(A)       sin((A)*6.283185307)
+#define   _IQ22sinPU(A)       sin((A)*6.283185307)
+#define   _IQ21sinPU(A)       sin((A)*6.283185307)
+#define   _IQ20sinPU(A)       sin((A)*6.283185307)
+#define   _IQ19sinPU(A)       sin((A)*6.283185307)
+#define   _IQ18sinPU(A)       sin((A)*6.283185307)
+#define   _IQ17sinPU(A)       sin((A)*6.283185307)
+#define   _IQ16sinPU(A)       sin((A)*6.283185307)
+#define   _IQ15sinPU(A)       sin((A)*6.283185307)
+#define   _IQ14sinPU(A)       sin((A)*6.283185307)
+#define   _IQ13sinPU(A)       sin((A)*6.283185307)
+#define   _IQ12sinPU(A)       sin((A)*6.283185307)
+#define   _IQ11sinPU(A)       sin((A)*6.283185307)
+#define   _IQ10sinPU(A)       sin((A)*6.283185307)
+#define   _IQ9sinPU(A)        sin((A)*6.283185307)
+#define   _IQ8sinPU(A)        sin((A)*6.283185307)
+#define   _IQ7sinPU(A)        sin((A)*6.283185307)
+#define   _IQ6sinPU(A)        sin((A)*6.283185307)
+#define   _IQ5sinPU(A)        sin((A)*6.283185307)
+#define   _IQ4sinPU(A)        sin((A)*6.283185307)
+#define   _IQ3sinPU(A)        sin((A)*6.283185307)
+#define   _IQ2sinPU(A)        sin((A)*6.283185307)
+#define   _IQ1sinPU(A)        sin((A)*6.283185307)
+//---------------------------------------------------------------------------
+#define   _IQasin(A)          asin(A)
+#define   _IQ29asin(A)        asin(A)
+#define   _IQ28asin(A)        asin(A)
+#define   _IQ27asin(A)        asin(A)
+#define   _IQ26asin(A)        asin(A)
+#define   _IQ25asin(A)        asin(A)
+#define   _IQ24asin(A)        asin(A)
+#define   _IQ23asin(A)        asin(A)
+#define   _IQ22asin(A)        asin(A)
+#define   _IQ21asin(A)        asin(A)
+#define   _IQ20asin(A)        asin(A)
+#define   _IQ19asin(A)        asin(A)
+#define   _IQ18asin(A)        asin(A)
+#define   _IQ17asin(A)        asin(A)
+#define   _IQ16asin(A)        asin(A)
+#define   _IQ15asin(A)        asin(A)
+#define   _IQ14asin(A)        asin(A)
+#define   _IQ13asin(A)        asin(A)
+#define   _IQ12asin(A)        asin(A)
+#define   _IQ11asin(A)        asin(A)
+#define   _IQ10asin(A)        asin(A)
+#define   _IQ9asin(A)         asin(A)
+#define   _IQ8asin(A)         asin(A)
+#define   _IQ7asin(A)         asin(A)
+#define   _IQ6asin(A)         asin(A)
+#define   _IQ5asin(A)         asin(A)
+#define   _IQ4asin(A)         asin(A)
+#define   _IQ3asin(A)         asin(A)
+#define   _IQ2asin(A)         asin(A)
+#define   _IQ1asin(A)         asin(A)
+//---------------------------------------------------------------------------
+#define   _IQcos(A)           cos(A)
+#define   _IQ30cos(A)         cos(A)
+#define   _IQ29cos(A)         cos(A)
+#define   _IQ28cos(A)         cos(A)
+#define   _IQ27cos(A)         cos(A)
+#define   _IQ26cos(A)         cos(A)
+#define   _IQ25cos(A)         cos(A)
+#define   _IQ24cos(A)         cos(A)
+#define   _IQ23cos(A)         cos(A)
+#define   _IQ22cos(A)         cos(A)
+#define   _IQ21cos(A)         cos(A)
+#define   _IQ20cos(A)         cos(A)
+#define   _IQ19cos(A)         cos(A)
+#define   _IQ18cos(A)         cos(A)
+#define   _IQ17cos(A)         cos(A)
+#define   _IQ16cos(A)         cos(A)
+#define   _IQ15cos(A)         cos(A)
+#define   _IQ14cos(A)         cos(A)
+#define   _IQ13cos(A)         cos(A)
+#define   _IQ12cos(A)         cos(A)
+#define   _IQ11cos(A)         cos(A)
+#define   _IQ10cos(A)         cos(A)
+#define   _IQ9cos(A)          cos(A)
+#define   _IQ8cos(A)          cos(A)
+#define   _IQ7cos(A)          cos(A)
+#define   _IQ6cos(A)          cos(A)
+#define   _IQ5cos(A)          cos(A)
+#define   _IQ4cos(A)          cos(A)
+#define   _IQ3cos(A)          cos(A)
+#define   _IQ2cos(A)          cos(A)
+#define   _IQ1cos(A)          cos(A)
+//---------------------------------------------------------------------------
+#define   _IQcosPU(A)         cos((A)*6.283185307)
+#define   _IQ30cosPU(A)       cos((A)*6.283185307)
+#define   _IQ29cosPU(A)       cos((A)*6.283185307)
+#define   _IQ28cosPU(A)       cos((A)*6.283185307)
+#define   _IQ27cosPU(A)       cos((A)*6.283185307)
+#define   _IQ26cosPU(A)       cos((A)*6.283185307)
+#define   _IQ25cosPU(A)       cos((A)*6.283185307)
+#define   _IQ24cosPU(A)       cos((A)*6.283185307)
+#define   _IQ23cosPU(A)       cos((A)*6.283185307)
+#define   _IQ22cosPU(A)       cos((A)*6.283185307)
+#define   _IQ21cosPU(A)       cos((A)*6.283185307)
+#define   _IQ20cosPU(A)       cos((A)*6.283185307)
+#define   _IQ19cosPU(A)       cos((A)*6.283185307)
+#define   _IQ18cosPU(A)       cos((A)*6.283185307)
+#define   _IQ17cosPU(A)       cos((A)*6.283185307)
+#define   _IQ16cosPU(A)       cos((A)*6.283185307)
+#define   _IQ15cosPU(A)       cos((A)*6.283185307)
+#define   _IQ14cosPU(A)       cos((A)*6.283185307)
+#define   _IQ13cosPU(A)       cos((A)*6.283185307)
+#define   _IQ12cosPU(A)       cos((A)*6.283185307)
+#define   _IQ11cosPU(A)       cos((A)*6.283185307)
+#define   _IQ10cosPU(A)       cos((A)*6.283185307)
+#define   _IQ9cosPU(A)        cos((A)*6.283185307)
+#define   _IQ8cosPU(A)        cos((A)*6.283185307)
+#define   _IQ7cosPU(A)        cos((A)*6.283185307)
+#define   _IQ6cosPU(A)        cos((A)*6.283185307)
+#define   _IQ5cosPU(A)        cos((A)*6.283185307)
+#define   _IQ4cosPU(A)        cos((A)*6.283185307)
+#define   _IQ3cosPU(A)        cos((A)*6.283185307)
+#define   _IQ2cosPU(A)        cos((A)*6.283185307)
+#define   _IQ1cosPU(A)        cos((A)*6.283185307)
+//---------------------------------------------------------------------------
+#define   _IQacos(A)          acos(A)
+#define   _IQ29acos(A)        acos(A)
+#define   _IQ28acos(A)        acos(A)
+#define   _IQ27acos(A)        acos(A)
+#define   _IQ26acos(A)        acos(A)
+#define   _IQ25acos(A)        acos(A)
+#define   _IQ24acos(A)        acos(A)
+#define   _IQ23acos(A)        acos(A)
+#define   _IQ22acos(A)        acos(A)
+#define   _IQ21acos(A)        acos(A)
+#define   _IQ20acos(A)        acos(A)
+#define   _IQ19acos(A)        acos(A)
+#define   _IQ18acos(A)        acos(A)
+#define   _IQ17acos(A)        acos(A)
+#define   _IQ16acos(A)        acos(A)
+#define   _IQ15acos(A)        acos(A)
+#define   _IQ14acos(A)        acos(A)
+#define   _IQ13acos(A)        acos(A)
+#define   _IQ12acos(A)        acos(A)
+#define   _IQ11acos(A)        acos(A)
+#define   _IQ10acos(A)        acos(A)
+#define   _IQ9acos(A)         acos(A)
+#define   _IQ8acos(A)         acos(A)
+#define   _IQ7acos(A)         acos(A)
+#define   _IQ6acos(A)         acos(A)
+#define   _IQ5acos(A)         acos(A)
+#define   _IQ4acos(A)         acos(A)
+#define   _IQ3acos(A)         acos(A)
+#define   _IQ2acos(A)         acos(A)
+#define   _IQ1acos(A)         acos(A)
+//---------------------------------------------------------------------------
+#define   _IQatan(A)          atan(A)
+#define   _IQ30atan(A)        atan(A)
+#define   _IQ29atan(A)        atan(A)
+#define   _IQ28atan(A)        atan(A)
+#define   _IQ27atan(A)        atan(A)
+#define   _IQ26atan(A)        atan(A)
+#define   _IQ25atan(A)        atan(A)
+#define   _IQ24atan(A)        atan(A)
+#define   _IQ23atan(A)        atan(A)
+#define   _IQ22atan(A)        atan(A)
+#define   _IQ21atan(A)        atan(A)
+#define   _IQ20atan(A)        atan(A)
+#define   _IQ19atan(A)        atan(A)
+#define   _IQ18atan(A)        atan(A)
+#define   _IQ17atan(A)        atan(A)
+#define   _IQ16atan(A)        atan(A)
+#define   _IQ15atan(A)        atan(A)
+#define   _IQ14atan(A)        atan(A)
+#define   _IQ13atan(A)        atan(A)
+#define   _IQ12atan(A)        atan(A)
+#define   _IQ11atan(A)        atan(A)
+#define   _IQ10atan(A)        atan(A)
+#define   _IQ9atan(A)         atan(A)
+#define   _IQ8atan(A)         atan(A)
+#define   _IQ7atan(A)         atan(A)
+#define   _IQ6atan(A)         atan(A)
+#define   _IQ5atan(A)         atan(A)
+#define   _IQ4atan(A)         atan(A)
+#define   _IQ3atan(A)         atan(A)
+#define   _IQ2atan(A)         atan(A)
+#define   _IQ1atan(A)         atan(A)
+//---------------------------------------------------------------------------
+#define   _IQatan2(A,B)       atan2(A,B)
+#define   _IQ30atan2(A,B)     atan2(A,B)
+#define   _IQ29atan2(A,B)     atan2(A,B)
+#define   _IQ28atan2(A,B)     atan2(A,B)
+#define   _IQ27atan2(A,B)     atan2(A,B)
+#define   _IQ26atan2(A,B)     atan2(A,B)
+#define   _IQ25atan2(A,B)     atan2(A,B)
+#define   _IQ24atan2(A,B)     atan2(A,B)
+#define   _IQ23atan2(A,B)     atan2(A,B)
+#define   _IQ22atan2(A,B)     atan2(A,B)
+#define   _IQ21atan2(A,B)     atan2(A,B)
+#define   _IQ20atan2(A,B)     atan2(A,B)
+#define   _IQ19atan2(A,B)     atan2(A,B)
+#define   _IQ18atan2(A,B)     atan2(A,B)
+#define   _IQ17atan2(A,B)     atan2(A,B)
+#define   _IQ16atan2(A,B)     atan2(A,B)
+#define   _IQ15atan2(A,B)     atan2(A,B)
+#define   _IQ14atan2(A,B)     atan2(A,B)
+#define   _IQ13atan2(A,B)     atan2(A,B)
+#define   _IQ12atan2(A,B)     atan2(A,B)
+#define   _IQ11atan2(A,B)     atan2(A,B)
+#define   _IQ10atan2(A,B)     atan2(A,B)
+#define   _IQ9atan2(A,B)      atan2(A,B)
+#define   _IQ8atan2(A,B)      atan2(A,B)
+#define   _IQ7atan2(A,B)      atan2(A,B)
+#define   _IQ6atan2(A,B)      atan2(A,B)
+#define   _IQ5atan2(A,B)      atan2(A,B)
+#define   _IQ4atan2(A,B)      atan2(A,B)
+#define   _IQ3atan2(A,B)      atan2(A,B)
+#define   _IQ2atan2(A,B)      atan2(A,B)
+#define   _IQ1atan2(A,B)      atan2(A,B)
+//---------------------------------------------------------------------------
+#define   _IQatan2PU(A,B)     ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+#define   _IQ30atan2PU(A,B)   ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+#define   _IQ29atan2PU(A,B)   ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+#define   _IQ28atan2PU(A,B)   ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+#define   _IQ27atan2PU(A,B)   ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+#define   _IQ26atan2PU(A,B)   ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+#define   _IQ25atan2PU(A,B)   ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+#define   _IQ24atan2PU(A,B)   ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+#define   _IQ23atan2PU(A,B)   ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+#define   _IQ22atan2PU(A,B)   ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+#define   _IQ21atan2PU(A,B)   ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+#define   _IQ20atan2PU(A,B)   ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+#define   _IQ19atan2PU(A,B)   ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+#define   _IQ18atan2PU(A,B)   ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+#define   _IQ17atan2PU(A,B)   ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+#define   _IQ16atan2PU(A,B)   ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+#define   _IQ15atan2PU(A,B)   ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+#define   _IQ14atan2PU(A,B)   ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+#define   _IQ13atan2PU(A,B)   ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+#define   _IQ12atan2PU(A,B)   ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+#define   _IQ11atan2PU(A,B)   ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+#define   _IQ10atan2PU(A,B)   ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+#define   _IQ9atan2PU(A,B)    ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+#define   _IQ8atan2PU(A,B)    ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+#define   _IQ7atan2PU(A,B)    ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+#define   _IQ6atan2PU(A,B)    ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+#define   _IQ5atan2PU(A,B)    ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+#define   _IQ4atan2PU(A,B)    ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+#define   _IQ3atan2PU(A,B)    ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+#define   _IQ2atan2PU(A,B)    ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+#define   _IQ1atan2PU(A,B)    ((atan2(A,B)*(1.0/6.283185307)) >= 0.0 ? (atan2(A,B)*(1.0/6.283185307)):1.0 + (atan2(A,B)*(1.0/6.283185307)))
+//---------------------------------------------------------------------------
+#define   _IQsqrt(A)          sqrt(A)
+#define   _IQ30sqrt(A)        sqrt(A)
+#define   _IQ29sqrt(A)        sqrt(A)
+#define   _IQ28sqrt(A)        sqrt(A)
+#define   _IQ27sqrt(A)        sqrt(A)
+#define   _IQ26sqrt(A)        sqrt(A)
+#define   _IQ25sqrt(A)        sqrt(A)
+#define   _IQ24sqrt(A)        sqrt(A)
+#define   _IQ23sqrt(A)        sqrt(A)
+#define   _IQ22sqrt(A)        sqrt(A)
+#define   _IQ21sqrt(A)        sqrt(A)
+#define   _IQ20sqrt(A)        sqrt(A)
+#define   _IQ19sqrt(A)        sqrt(A)
+#define   _IQ18sqrt(A)        sqrt(A)
+#define   _IQ17sqrt(A)        sqrt(A)
+#define   _IQ16sqrt(A)        sqrt(A)
+#define   _IQ15sqrt(A)        sqrt(A)
+#define   _IQ14sqrt(A)        sqrt(A)
+#define   _IQ13sqrt(A)        sqrt(A)
+#define   _IQ12sqrt(A)        sqrt(A)
+#define   _IQ11sqrt(A)        sqrt(A)
+#define   _IQ10sqrt(A)        sqrt(A)
+#define   _IQ9sqrt(A)         sqrt(A)
+#define   _IQ8sqrt(A)         sqrt(A)
+#define   _IQ7sqrt(A)         sqrt(A)
+#define   _IQ6sqrt(A)         sqrt(A)
+#define   _IQ5sqrt(A)         sqrt(A)
+#define   _IQ4sqrt(A)         sqrt(A)
+#define   _IQ3sqrt(A)         sqrt(A)
+#define   _IQ2sqrt(A)         sqrt(A)
+#define   _IQ1sqrt(A)         sqrt(A)
+//---------------------------------------------------------------------------
+#define   _IQisqrt(A)         (1.0/sqrt(A))
+#define   _IQ30isqrt(A)       (1.0/sqrt(A))
+#define   _IQ29isqrt(A)       (1.0/sqrt(A))
+#define   _IQ28isqrt(A)       (1.0/sqrt(A))
+#define   _IQ27isqrt(A)       (1.0/sqrt(A))
+#define   _IQ26isqrt(A)       (1.0/sqrt(A))
+#define   _IQ25isqrt(A)       (1.0/sqrt(A))
+#define   _IQ24isqrt(A)       (1.0/sqrt(A))
+#define   _IQ23isqrt(A)       (1.0/sqrt(A))
+#define   _IQ22isqrt(A)       (1.0/sqrt(A))
+#define   _IQ21isqrt(A)       (1.0/sqrt(A))
+#define   _IQ20isqrt(A)       (1.0/sqrt(A))
+#define   _IQ19isqrt(A)       (1.0/sqrt(A))
+#define   _IQ18isqrt(A)       (1.0/sqrt(A))
+#define   _IQ17isqrt(A)       (1.0/sqrt(A))
+#define   _IQ16isqrt(A)       (1.0/sqrt(A))
+#define   _IQ15isqrt(A)       (1.0/sqrt(A))
+#define   _IQ14isqrt(A)       (1.0/sqrt(A))
+#define   _IQ13isqrt(A)       (1.0/sqrt(A))
+#define   _IQ12isqrt(A)       (1.0/sqrt(A))
+#define   _IQ11isqrt(A)       (1.0/sqrt(A))
+#define   _IQ10isqrt(A)       (1.0/sqrt(A))
+#define   _IQ9isqrt(A)        (1.0/sqrt(A))
+#define   _IQ8isqrt(A)        (1.0/sqrt(A))
+#define   _IQ7isqrt(A)        (1.0/sqrt(A))
+#define   _IQ6isqrt(A)        (1.0/sqrt(A))
+#define   _IQ5isqrt(A)        (1.0/sqrt(A))
+#define   _IQ4isqrt(A)        (1.0/sqrt(A))
+#define   _IQ3isqrt(A)        (1.0/sqrt(A))
+#define   _IQ2isqrt(A)        (1.0/sqrt(A))
+#define   _IQ1isqrt(A)        (1.0/sqrt(A))
+//---------------------------------------------------------------------------
+#define   _IQexp(A)           exp(A)
+#define   _IQ30exp(A)         exp(A)
+#define   _IQ29exp(A)         exp(A)
+#define   _IQ28exp(A)         exp(A)
+#define   _IQ27exp(A)         exp(A)
+#define   _IQ26exp(A)         exp(A)
+#define   _IQ25exp(A)         exp(A)
+#define   _IQ24exp(A)         exp(A)
+#define   _IQ23exp(A)         exp(A)
+#define   _IQ22exp(A)         exp(A)
+#define   _IQ21exp(A)         exp(A)
+#define   _IQ20exp(A)         exp(A)
+#define   _IQ19exp(A)         exp(A)
+#define   _IQ18exp(A)         exp(A)
+#define   _IQ17exp(A)         exp(A)
+#define   _IQ16exp(A)         exp(A)
+#define   _IQ15exp(A)         exp(A)
+#define   _IQ14exp(A)         exp(A)
+#define   _IQ13exp(A)         exp(A)
+#define   _IQ12exp(A)         exp(A)
+#define   _IQ11exp(A)         exp(A)
+#define   _IQ10exp(A)         exp(A)
+#define   _IQ9exp(A)          exp(A)
+#define   _IQ8exp(A)          exp(A)
+#define   _IQ7exp(A)          exp(A)
+#define   _IQ6exp(A)          exp(A)
+#define   _IQ5exp(A)          exp(A)
+#define   _IQ4exp(A)          exp(A)
+#define   _IQ3exp(A)          exp(A)
+#define   _IQ2exp(A)          exp(A)
+#define   _IQ1exp(A)          exp(A)
+//---------------------------------------------------------------------------
+#define   _IQint(A)           ((long) (A))
+#define   _IQ30int(A)         ((long) (A))
+#define   _IQ29int(A)         ((long) (A))
+#define   _IQ28int(A)         ((long) (A))
+#define   _IQ27int(A)         ((long) (A))
+#define   _IQ26int(A)         ((long) (A))
+#define   _IQ25int(A)         ((long) (A))
+#define   _IQ24int(A)         ((long) (A))
+#define   _IQ23int(A)         ((long) (A))
+#define   _IQ22int(A)         ((long) (A))
+#define   _IQ21int(A)         ((long) (A))
+#define   _IQ20int(A)         ((long) (A))
+#define   _IQ19int(A)         ((long) (A))
+#define   _IQ18int(A)         ((long) (A))
+#define   _IQ17int(A)         ((long) (A))
+#define   _IQ16int(A)         ((long) (A))
+#define   _IQ15int(A)         ((long) (A))
+#define   _IQ14int(A)         ((long) (A))
+#define   _IQ13int(A)         ((long) (A))
+#define   _IQ12int(A)         ((long) (A))
+#define   _IQ11int(A)         ((long) (A))
+#define   _IQ10int(A)         ((long) (A))
+#define   _IQ9int(A)          ((long) (A))
+#define   _IQ8int(A)          ((long) (A))
+#define   _IQ7int(A)          ((long) (A))
+#define   _IQ6int(A)          ((long) (A))
+#define   _IQ5int(A)          ((long) (A))
+#define   _IQ4int(A)          ((long) (A))
+#define   _IQ3int(A)          ((long) (A))
+#define   _IQ2int(A)          ((long) (A))
+#define   _IQ1int(A)          ((long) (A))
+//---------------------------------------------------------------------------
+#define   _IQfrac(A)          ((A) - (float)((long) (A)))
+#define   _IQ30frac(A)        ((A) - (float)((long) (A)))
+#define   _IQ29frac(A)        ((A) - (float)((long) (A)))
+#define   _IQ28frac(A)        ((A) - (float)((long) (A)))
+#define   _IQ27frac(A)        ((A) - (float)((long) (A)))
+#define   _IQ26frac(A)        ((A) - (float)((long) (A)))
+#define   _IQ25frac(A)        ((A) - (float)((long) (A)))
+#define   _IQ24frac(A)        ((A) - (float)((long) (A)))
+#define   _IQ23frac(A)        ((A) - (float)((long) (A)))
+#define   _IQ22frac(A)        ((A) - (float)((long) (A)))
+#define   _IQ21frac(A)        ((A) - (float)((long) (A)))
+#define   _IQ20frac(A)        ((A) - (float)((long) (A)))
+#define   _IQ19frac(A)        ((A) - (float)((long) (A)))
+#define   _IQ18frac(A)        ((A) - (float)((long) (A)))
+#define   _IQ17frac(A)        ((A) - (float)((long) (A)))
+#define   _IQ16frac(A)        ((A) - (float)((long) (A)))
+#define   _IQ15frac(A)        ((A) - (float)((long) (A)))
+#define   _IQ14frac(A)        ((A) - (float)((long) (A)))
+#define   _IQ13frac(A)        ((A) - (float)((long) (A)))
+#define   _IQ12frac(A)        ((A) - (float)((long) (A)))
+#define   _IQ11frac(A)        ((A) - (float)((long) (A)))
+#define   _IQ10frac(A)        ((A) - (float)((long) (A)))
+#define   _IQ9frac(A)         ((A) - (float)((long) (A)))
+#define   _IQ8frac(A)         ((A) - (float)((long) (A)))
+#define   _IQ7frac(A)         ((A) - (float)((long) (A)))
+#define   _IQ6frac(A)         ((A) - (float)((long) (A)))
+#define   _IQ5frac(A)         ((A) - (float)((long) (A)))
+#define   _IQ4frac(A)         ((A) - (float)((long) (A)))
+#define   _IQ3frac(A)         ((A) - (float)((long) (A)))
+#define   _IQ2frac(A)         ((A) - (float)((long) (A)))
+#define   _IQ1frac(A)         ((A) - (float)((long) (A)))
+//---------------------------------------------------------------------------
+#define   _IQmpyIQX(A, IQA, B, IQB)    ((A)*(B))
+#define   _IQ30mpyIQX(A, IQA, B, IQB)  ((A)*(B))
+#define   _IQ29mpyIQX(A, IQA, B, IQB)  ((A)*(B))
+#define   _IQ28mpyIQX(A, IQA, B, IQB)  ((A)*(B))
+#define   _IQ27mpyIQX(A, IQA, B, IQB)  ((A)*(B))
+#define   _IQ26mpyIQX(A, IQA, B, IQB)  ((A)*(B))
+#define   _IQ25mpyIQX(A, IQA, B, IQB)  ((A)*(B))
+#define   _IQ24mpyIQX(A, IQA, B, IQB)  ((A)*(B))
+#define   _IQ23mpyIQX(A, IQA, B, IQB)  ((A)*(B))
+#define   _IQ22mpyIQX(A, IQA, B, IQB)  ((A)*(B))
+#define   _IQ21mpyIQX(A, IQA, B, IQB)  ((A)*(B))
+#define   _IQ20mpyIQX(A, IQA, B, IQB)  ((A)*(B))
+#define   _IQ19mpyIQX(A, IQA, B, IQB)  ((A)*(B))
+#define   _IQ18mpyIQX(A, IQA, B, IQB)  ((A)*(B))
+#define   _IQ17mpyIQX(A, IQA, B, IQB)  ((A)*(B))
+#define   _IQ16mpyIQX(A, IQA, B, IQB)  ((A)*(B))
+#define   _IQ15mpyIQX(A, IQA, B, IQB)  ((A)*(B))
+#define   _IQ14mpyIQX(A, IQA, B, IQB)  ((A)*(B))
+#define   _IQ13mpyIQX(A, IQA, B, IQB)  ((A)*(B))
+#define   _IQ12mpyIQX(A, IQA, B, IQB)  ((A)*(B))
+#define   _IQ11mpyIQX(A, IQA, B, IQB)  ((A)*(B))
+#define   _IQ10mpyIQX(A, IQA, B, IQB)  ((A)*(B))
+#define   _IQ9mpyIQX(A, IQA, B, IQB)   ((A)*(B))
+#define   _IQ8mpyIQX(A, IQA, B, IQB)   ((A)*(B))
+#define   _IQ7mpyIQX(A, IQA, B, IQB)   ((A)*(B))
+#define   _IQ6mpyIQX(A, IQA, B, IQB)   ((A)*(B))
+#define   _IQ5mpyIQX(A, IQA, B, IQB)   ((A)*(B))
+#define   _IQ4mpyIQX(A, IQA, B, IQB)   ((A)*(B))
+#define   _IQ3mpyIQX(A, IQA, B, IQB)   ((A)*(B))
+#define   _IQ2mpyIQX(A, IQA, B, IQB)   ((A)*(B))
+#define   _IQ1mpyIQX(A, IQA, B, IQB)   ((A)*(B))
+//---------------------------------------------------------------------------
+#define   _IQmpyI32(A,B)      ((A) * (float) (B))
+#define   _IQ30mpyI32(A,B)    ((A) * (float) (B))
+#define   _IQ29mpyI32(A,B)    ((A) * (float) (B))
+#define   _IQ28mpyI32(A,B)    ((A) * (float) (B))
+#define   _IQ27mpyI32(A,B)    ((A) * (float) (B))
+#define   _IQ26mpyI32(A,B)    ((A) * (float) (B))
+#define   _IQ25mpyI32(A,B)    ((A) * (float) (B))
+#define   _IQ24mpyI32(A,B)    ((A) * (float) (B))
+#define   _IQ23mpyI32(A,B)    ((A) * (float) (B))
+#define   _IQ22mpyI32(A,B)    ((A) * (float) (B))
+#define   _IQ21mpyI32(A,B)    ((A) * (float) (B))
+#define   _IQ20mpyI32(A,B)    ((A) * (float) (B))
+#define   _IQ19mpyI32(A,B)    ((A) * (float) (B))
+#define   _IQ18mpyI32(A,B)    ((A) * (float) (B))
+#define   _IQ17mpyI32(A,B)    ((A) * (float) (B))
+#define   _IQ16mpyI32(A,B)    ((A) * (float) (B))
+#define   _IQ15mpyI32(A,B)    ((A) * (float) (B))
+#define   _IQ14mpyI32(A,B)    ((A) * (float) (B))
+#define   _IQ13mpyI32(A,B)    ((A) * (float) (B))
+#define   _IQ12mpyI32(A,B)    ((A) * (float) (B))
+#define   _IQ11mpyI32(A,B)    ((A) * (float) (B))
+#define   _IQ10mpyI32(A,B)    ((A) * (float) (B))
+#define   _IQ9mpyI32(A,B)     ((A) * (float) (B))
+#define   _IQ8mpyI32(A,B)     ((A) * (float) (B))
+#define   _IQ7mpyI32(A,B)     ((A) * (float) (B))
+#define   _IQ6mpyI32(A,B)     ((A) * (float) (B))
+#define   _IQ5mpyI32(A,B)     ((A) * (float) (B))
+#define   _IQ4mpyI32(A,B)     ((A) * (float) (B))
+#define   _IQ3mpyI32(A,B)     ((A) * (float) (B))
+#define   _IQ2mpyI32(A,B)     ((A) * (float) (B))
+#define   _IQ1mpyI32(A,B)     ((A) * (float) (B))
+//---------------------------------------------------------------------------
+#define   _IQmpyI32int(A,B)   ((long) ((A) * (float) (B)))
+#define   _IQ30mpyI32int(A,B) ((long) ((A) * (float) (B)))
+#define   _IQ29mpyI32int(A,B) ((long) ((A) * (float) (B)))
+#define   _IQ28mpyI32int(A,B) ((long) ((A) * (float) (B)))
+#define   _IQ27mpyI32int(A,B) ((long) ((A) * (float) (B)))
+#define   _IQ26mpyI32int(A,B) ((long) ((A) * (float) (B)))
+#define   _IQ25mpyI32int(A,B) ((long) ((A) * (float) (B)))
+#define   _IQ24mpyI32int(A,B) ((long) ((A) * (float) (B)))
+#define   _IQ23mpyI32int(A,B) ((long) ((A) * (float) (B)))
+#define   _IQ22mpyI32int(A,B) ((long) ((A) * (float) (B)))
+#define   _IQ21mpyI32int(A,B) ((long) ((A) * (float) (B)))
+#define   _IQ20mpyI32int(A,B) ((long) ((A) * (float) (B)))
+#define   _IQ19mpyI32int(A,B) ((long) ((A) * (float) (B)))
+#define   _IQ18mpyI32int(A,B) ((long) ((A) * (float) (B)))
+#define   _IQ17mpyI32int(A,B) ((long) ((A) * (float) (B)))
+#define   _IQ16mpyI32int(A,B) ((long) ((A) * (float) (B)))
+#define   _IQ15mpyI32int(A,B) ((long) ((A) * (float) (B)))
+#define   _IQ14mpyI32int(A,B) ((long) ((A) * (float) (B)))
+#define   _IQ13mpyI32int(A,B) ((long) ((A) * (float) (B)))
+#define   _IQ12mpyI32int(A,B) ((long) ((A) * (float) (B)))
+#define   _IQ11mpyI32int(A,B) ((long) ((A) * (float) (B)))
+#define   _IQ10mpyI32int(A,B) ((long) ((A) * (float) (B)))
+#define   _IQ9mpyI32int(A,B)  ((long) ((A) * (float) (B)))
+#define   _IQ8mpyI32int(A,B)  ((long) ((A) * (float) (B)))
+#define   _IQ7mpyI32int(A,B)  ((long) ((A) * (float) (B)))
+#define   _IQ6mpyI32int(A,B)  ((long) ((A) * (float) (B)))
+#define   _IQ5mpyI32int(A,B)  ((long) ((A) * (float) (B)))
+#define   _IQ4mpyI32int(A,B)  ((long) ((A) * (float) (B)))
+#define   _IQ3mpyI32int(A,B)  ((long) ((A) * (float) (B)))
+#define   _IQ2mpyI32int(A,B)  ((long) ((A) * (float) (B)))
+#define   _IQ1mpyI32int(A,B)  ((long) ((A) * (float) (B)))
+//---------------------------------------------------------------------------
+#define   _IQmpyI32frac(A,B)    ((A) - (float)((long) ((A) * (float) (B))))
+#define   _IQ30mpyI32frac(A,B)  ((A) - (float)((long) ((A) * (float) (B))))
+#define   _IQ29mpyI32frac(A,B)  ((A) - (float)((long) ((A) * (float) (B))))
+#define   _IQ28mpyI32frac(A,B)  ((A) - (float)((long) ((A) * (float) (B))))
+#define   _IQ27mpyI32frac(A,B)  ((A) - (float)((long) ((A) * (float) (B))))
+#define   _IQ26mpyI32frac(A,B)  ((A) - (float)((long) ((A) * (float) (B))))
+#define   _IQ25mpyI32frac(A,B)  ((A) - (float)((long) ((A) * (float) (B))))
+#define   _IQ24mpyI32frac(A,B)  ((A) - (float)((long) ((A) * (float) (B))))
+#define   _IQ23mpyI32frac(A,B)  ((A) - (float)((long) ((A) * (float) (B))))
+#define   _IQ22mpyI32frac(A,B)  ((A) - (float)((long) ((A) * (float) (B))))
+#define   _IQ21mpyI32frac(A,B)  ((A) - (float)((long) ((A) * (float) (B))))
+#define   _IQ20mpyI32frac(A,B)  ((A) - (float)((long) ((A) * (float) (B))))
+#define   _IQ19mpyI32frac(A,B)  ((A) - (float)((long) ((A) * (float) (B))))
+#define   _IQ18mpyI32frac(A,B)  ((A) - (float)((long) ((A) * (float) (B))))
+#define   _IQ17mpyI32frac(A,B)  ((A) - (float)((long) ((A) * (float) (B))))
+#define   _IQ16mpyI32frac(A,B)  ((A) - (float)((long) ((A) * (float) (B))))
+#define   _IQ15mpyI32frac(A,B)  ((A) - (float)((long) ((A) * (float) (B))))
+#define   _IQ14mpyI32frac(A,B)  ((A) - (float)((long) ((A) * (float) (B))))
+#define   _IQ13mpyI32frac(A,B)  ((A) - (float)((long) ((A) * (float) (B))))
+#define   _IQ12mpyI32frac(A,B)  ((A) - (float)((long) ((A) * (float) (B))))
+#define   _IQ11mpyI32frac(A,B)  ((A) - (float)((long) ((A) * (float) (B))))
+#define   _IQ10mpyI32frac(A,B)  ((A) - (float)((long) ((A) * (float) (B))))
+#define   _IQ9mpyI32frac(A,B)   ((A) - (float)((long) ((A) * (float) (B))))
+#define   _IQ8mpyI32frac(A,B)   ((A) - (float)((long) ((A) * (float) (B))))
+#define   _IQ7mpyI32frac(A,B)   ((A) - (float)((long) ((A) * (float) (B))))
+#define   _IQ6mpyI32frac(A,B)   ((A) - (float)((long) ((A) * (float) (B))))
+#define   _IQ5mpyI32frac(A,B)   ((A) - (float)((long) ((A) * (float) (B))))
+#define   _IQ4mpyI32frac(A,B)   ((A) - (float)((long) ((A) * (float) (B))))
+#define   _IQ3mpyI32frac(A,B)   ((A) - (float)((long) ((A) * (float) (B))))
+#define   _IQ2mpyI32frac(A,B)   ((A) - (float)((long) ((A) * (float) (B))))
+#define   _IQ1mpyI32frac(A,B)   ((A) - (float)((long) ((A) * (float) (B))))
+//---------------------------------------------------------------------------
+#define   _IQmag(A,B)         sqrt((A)*(A) + (B)*(B))
+#define   _IQ30mag(A,B)       sqrt((A)*(A) + (B)*(B))
+#define   _IQ29mag(A,B)       sqrt((A)*(A) + (B)*(B))
+#define   _IQ28mag(A,B)       sqrt((A)*(A) + (B)*(B))
+#define   _IQ27mag(A,B)       sqrt((A)*(A) + (B)*(B))
+#define   _IQ26mag(A,B)       sqrt((A)*(A) + (B)*(B))
+#define   _IQ25mag(A,B)       sqrt((A)*(A) + (B)*(B))
+#define   _IQ24mag(A,B)       sqrt((A)*(A) + (B)*(B))
+#define   _IQ23mag(A,B)       sqrt((A)*(A) + (B)*(B))
+#define   _IQ22mag(A,B)       sqrt((A)*(A) + (B)*(B))
+#define   _IQ21mag(A,B)       sqrt((A)*(A) + (B)*(B))
+#define   _IQ20mag(A,B)       sqrt((A)*(A) + (B)*(B))
+#define   _IQ19mag(A,B)       sqrt((A)*(A) + (B)*(B))
+#define   _IQ18mag(A,B)       sqrt((A)*(A) + (B)*(B))
+#define   _IQ17mag(A,B)       sqrt((A)*(A) + (B)*(B))
+#define   _IQ16mag(A,B)       sqrt((A)*(A) + (B)*(B))
+#define   _IQ15mag(A,B)       sqrt((A)*(A) + (B)*(B))
+#define   _IQ14mag(A,B)       sqrt((A)*(A) + (B)*(B))
+#define   _IQ13mag(A,B)       sqrt((A)*(A) + (B)*(B))
+#define   _IQ12mag(A,B)       sqrt((A)*(A) + (B)*(B))
+#define   _IQ11mag(A,B)       sqrt((A)*(A) + (B)*(B))
+#define   _IQ10mag(A,B)       sqrt((A)*(A) + (B)*(B))
+#define   _IQ9mag(A,B)        sqrt((A)*(A) + (B)*(B))
+#define   _IQ8mag(A,B)        sqrt((A)*(A) + (B)*(B))
+#define   _IQ7mag(A,B)        sqrt((A)*(A) + (B)*(B))
+#define   _IQ6mag(A,B)        sqrt((A)*(A) + (B)*(B))
+#define   _IQ5mag(A,B)        sqrt((A)*(A) + (B)*(B))
+#define   _IQ4mag(A,B)        sqrt((A)*(A) + (B)*(B))
+#define   _IQ3mag(A,B)        sqrt((A)*(A) + (B)*(B))
+#define   _IQ2mag(A,B)        sqrt((A)*(A) + (B)*(B))
+#define   _IQ1mag(A,B)        sqrt((A)*(A) + (B)*(B))
+//---------------------------------------------------------------------------
+#define   _atoIQ(A)           atof(A)
+#define   _atoIQ30(A)         atof(A)
+#define   _atoIQ29(A)         atof(A)
+#define   _atoIQ28(A)         atof(A)
+#define   _atoIQ27(A)         atof(A)
+#define   _atoIQ26(A)         atof(A)
+#define   _atoIQ25(A)         atof(A)
+#define   _atoIQ24(A)         atof(A)
+#define   _atoIQ23(A)         atof(A)
+#define   _atoIQ22(A)         atof(A)
+#define   _atoIQ21(A)         atof(A)
+#define   _atoIQ20(A)         atof(A)
+#define   _atoIQ19(A)         atof(A)
+#define   _atoIQ18(A)         atof(A)
+#define   _atoIQ17(A)         atof(A)
+#define   _atoIQ16(A)         atof(A)
+#define   _atoIQ15(A)         atof(A)
+#define   _atoIQ14(A)         atof(A)
+#define   _atoIQ13(A)         atof(A)
+#define   _atoIQ12(A)         atof(A)
+#define   _atoIQ11(A)         atof(A)
+#define   _atoIQ10(A)         atof(A)
+#define   _atoIQ9(A)          atof(A)
+#define   _atoIQ8(A)          atof(A)
+#define   _atoIQ7(A)          atof(A)
+#define   _atoIQ6(A)          atof(A)
+#define   _atoIQ5(A)          atof(A)
+#define   _atoIQ4(A)          atof(A)
+#define   _atoIQ3(A)          atof(A)
+#define   _atoIQ2(A)          atof(A)
+#define   _atoIQ1(A)          atof(A)
+//---------------------------------------------------------------------------
+#define   _IQtoa(A, B, C)     sprintf(A, B, C)
+#define   _IQ30toa(A, B, C)   sprintf(A, B, C)
+#define   _IQ29toa(A, B, C)   sprintf(A, B, C)
+#define   _IQ28toa(A, B, C)   sprintf(A, B, C)
+#define   _IQ27toa(A, B, C)   sprintf(A, B, C)
+#define   _IQ26toa(A, B, C)   sprintf(A, B, C)
+#define   _IQ25toa(A, B, C)   sprintf(A, B, C)
+#define   _IQ24toa(A, B, C)   sprintf(A, B, C)
+#define   _IQ23toa(A, B, C)   sprintf(A, B, C)
+#define   _IQ22toa(A, B, C)   sprintf(A, B, C)
+#define   _IQ21toa(A, B, C)   sprintf(A, B, C)
+#define   _IQ20toa(A, B, C)   sprintf(A, B, C)
+#define   _IQ19toa(A, B, C)   sprintf(A, B, C)
+#define   _IQ18toa(A, B, C)   sprintf(A, B, C)
+#define   _IQ17toa(A, B, C)   sprintf(A, B, C)
+#define   _IQ16toa(A, B, C)   sprintf(A, B, C)
+#define   _IQ15toa(A, B, C)   sprintf(A, B, C)
+#define   _IQ14toa(A, B, C)   sprintf(A, B, C)
+#define   _IQ13toa(A, B, C)   sprintf(A, B, C)
+#define   _IQ12toa(A, B, C)   sprintf(A, B, C)
+#define   _IQ11toa(A, B, C)   sprintf(A, B, C)
+#define   _IQ10toa(A, B, C)   sprintf(A, B, C)
+#define   _IQ9toa(A, B, C)    sprintf(A, B, C)
+#define   _IQ8toa(A, B, C)    sprintf(A, B, C)
+#define   _IQ7toa(A, B, C)    sprintf(A, B, C)
+#define   _IQ6toa(A, B, C)    sprintf(A, B, C)
+#define   _IQ5toa(A, B, C)    sprintf(A, B, C)
+#define   _IQ4toa(A, B, C)    sprintf(A, B, C)
+#define   _IQ3toa(A, B, C)    sprintf(A, B, C)
+#define   _IQ2toa(A, B, C)    sprintf(A, B, C)
+#define   _IQ1toa(A, B, C)    sprintf(A, B, C)
+//---------------------------------------------------------------------------
+#define   _IQabs(A)    fabs(A)
+#define   _IQ30abs(A)  fabs(A)
+#define   _IQ29abs(A)  fabs(A)
+#define   _IQ28abs(A)  fabs(A)
+#define   _IQ27abs(A)  fabs(A)
+#define   _IQ26abs(A)  fabs(A)
+#define   _IQ25abs(A)  fabs(A)
+#define   _IQ24abs(A)  fabs(A)
+#define   _IQ23abs(A)  fabs(A)
+#define   _IQ22abs(A)  fabs(A)
+#define   _IQ21abs(A)  fabs(A)
+#define   _IQ20abs(A)  fabs(A)
+#define   _IQ19abs(A)  fabs(A)
+#define   _IQ18abs(A)  fabs(A)
+#define   _IQ17abs(A)  fabs(A)
+#define   _IQ16abs(A)  fabs(A)
+#define   _IQ15abs(A)  fabs(A)
+#define   _IQ14abs(A)  fabs(A)
+#define   _IQ13abs(A)  fabs(A)
+#define   _IQ12abs(A)  fabs(A)
+#define   _IQ11abs(A)  fabs(A)
+#define   _IQ10abs(A)  fabs(A)
+#define   _IQ9abs(A)   fabs(A)
+#define   _IQ8abs(A)   fabs(A)
+#define   _IQ7abs(A)   fabs(A)
+#define   _IQ6abs(A)   fabs(A)
+#define   _IQ5abs(A)   fabs(A)
+#define   _IQ4abs(A)   fabs(A)
+#define   _IQ3abs(A)   fabs(A)
+#define   _IQ2abs(A)   fabs(A)
+#define   _IQ1abs(A)   fabs(A)
+//###########################################################################
+#endif  // No more.
+//###########################################################################
+
+#endif /* __IQMATHLIB_H_INCLUDED__ */

Source/External/v120/DSP2833x_common/include/SFO.h

@@ -0,0 +1,52 @@
+//###########################################################################
+//
+// FILE:   SFO.H
+//
+// TITLE:  Scale Factor Optimizer Library Interface Header
+//
+//
+//###########################################################################
+//
+//  Ver | dd mmm yyyy | Who  | Description of changes
+// =====|=============|======|===============================================
+//  0.01| 09 Jan 2004 | TI   | New module
+//###########################################################################
+
+
+//============================================================================
+// Description:		This header provides the function call interface
+// 			for the scale factor optimizer for the 'F2833x.
+//============================================================================
+
+
+//============================================================================
+// Multiple include Guard
+//============================================================================
+#ifndef __4090522384024n8273240x3438jx43087401r34ru32r0___
+#define __4090522384024n8273240x3438jx43087401r34ru32r0___
+
+//============================================================================
+// C++ namespace
+//============================================================================
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+
+//============================================================================
+// Function prototypes for MEP SFO
+//============================================================================
+void SFO_MepEn(int nEpwmModule);
+void SFO_MepDis(int nEpwmModule);
+
+//============================================================================
+// Multiple include Guard
+//============================================================================
+#endif // End: Multiple include Guard
+
+//============================================================================
+// C++ namespace
+//============================================================================
+#ifdef __cplusplus
+}
+#endif /* extern "C" */

Source/External/v120/DSP2833x_common/include/SFO_V5.h

@@ -0,0 +1,70 @@
+
+//###########################################################################
+//
+// FILE:   SFO_V5.H
+//
+// TITLE:  Scale Factor Optimizer Library V5 Interface Header
+//
+//
+//###########################################################################
+//
+//  Ver | dd mmm yyyy | Who  | Description of changes
+// =====|=============|======|===============================================
+//  0.01| 09 Jan 2004 | TI   | New module
+//  0.02| 22 Jun 2007 | TI   | New version (V5) with support for more channels
+//###########################################################################
+
+
+//============================================================================
+// Description:		This header provides the function call interface
+// 			        for the scale factor optimizer V5. For more
+//                  information on the SFO function usage and
+//                  limitations, see the HRPWM Reference Guide
+//                  (spru924) on the TI website.
+//============================================================================
+
+
+//============================================================================
+// Multiple include Guard
+//============================================================================
+#ifndef _SFO_V5_H
+#define _SFO_V5_H
+
+//============================================================================
+// C++ namespace
+//============================================================================
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+//============================================================================
+// USER MUST UPDATE THIS CONSTANT FOR NUMBER OF HRPWM CHANNELS USED + 1
+//============================================================================
+#define PWM_CH	7	// Equal # of HRPWM channels PLUS 1
+                    // i.e. PWM_CH is 7 for 6 channels, 5 for 4 channels etc.
+
+//============================================================================
+// Function prototypes for MEP SFO
+//============================================================================
+
+int SFO_MepEn_V5(int nEpwmModule);  // MEP-Enable V5 Calibration Function
+int SFO_MepDis_V5(int nEpwmModule); // MEP-Disable V5  Calibration Function
+
+//============================================================================
+// Useful Defines when Using SFO Functions
+//============================================================================
+#define SFO_INCOMPLETE      0
+#define SFO_COMPLETE        1
+#define SFO_OUTRANGE_ERROR  2
+
+//============================================================================
+// Multiple include Guard
+//============================================================================
+#endif // End: Multiple include Guard
+
+//============================================================================
+// C++ namespace
+//============================================================================
+#ifdef __cplusplus
+}
+#endif /* extern "C" */