var searchData= [ ['oc1_5fgpiox_0',['OC1_GPIOx',['../struct_channels___sim.html#a48f9b22f7e44d1b56aa793c2344e06d1',1,'Channels_Sim']]], ['oc1_5fpin_5fshift_1',['OC1_PIN_SHIFT',['../struct_channels___sim.html#a2d558fbd100d8052eb0e235ad9b1edfe',1,'Channels_Sim']]], ['oc1ref_2',['OC1REF',['../struct_channels___sim.html#aae6762f43d55e99c3076c9f7e5cda5d9',1,'Channels_Sim']]], ['oc2_5fgpiox_3',['OC2_GPIOx',['../struct_channels___sim.html#a095026a66ff13e090dae52ee17263f2d',1,'Channels_Sim']]], ['oc2_5fpin_5fshift_4',['OC2_PIN_SHIFT',['../struct_channels___sim.html#ac2fdf8c4e985eee4ab2e6c82251c12cf',1,'Channels_Sim']]], ['oc2ref_5',['OC2REF',['../struct_channels___sim.html#aa038da4ce5b26f3d86cda283a9cd749e',1,'Channels_Sim']]], ['oc3_5fgpiox_6',['OC3_GPIOx',['../struct_channels___sim.html#a7d239c94641795d3caf5c28f8b7cc68d',1,'Channels_Sim']]], ['oc3_5fpin_5fshift_7',['OC3_PIN_SHIFT',['../struct_channels___sim.html#ac15bcebfa2102716c5b6a4f80b2d51ab',1,'Channels_Sim']]], ['oc3ref_8',['OC3REF',['../struct_channels___sim.html#abbea161f1b685a5d353d453fc9b56284',1,'Channels_Sim']]], ['oc4_5fgpiox_9',['OC4_GPIOx',['../struct_channels___sim.html#a851558373b04d1a8a5dbb3c0da9279d8',1,'Channels_Sim']]], ['oc4_5fpin_5fshift_10',['OC4_PIN_SHIFT',['../struct_channels___sim.html#aa87736409f5ca9986200fcb480920c5b',1,'Channels_Sim']]], ['oc4ref_11',['OC4REF',['../struct_channels___sim.html#a1c6c166d70bfe9597717f6892da4f446',1,'Channels_Sim']]], ['out_5fport_5fnumb_12',['OUT_PORT_NUMB',['../group___w_r_a_p_p_e_r___c_o_n_f.html#ga9fa483e805a6570c4793b1e0ff9719ac',1,'mcu_wrapper_conf.h']]], ['out_5fport_5fwidth_13',['OUT_PORT_WIDTH',['../group___w_r_a_p_p_e_r___c_o_n_f.html#gac90b37686b0abfe29835c9632310897a',1,'mcu_wrapper_conf.h']]], ['overflow_5fcheck_14',['Overflow_Check',['../group___t_i_m___s_i_m_u_l_a_t_o_r.html#ga05b798408f2179ae27731f231cf4b620',1,'Overflow_Check(TIM_TypeDef *TIMx, struct TIM_Sim *TIMS): stm32f4xx_matlab_tim.c'],['../group___t_i_m___s_i_m_u_l_a_t_o_r.html#ga05b798408f2179ae27731f231cf4b620',1,'Overflow_Check(TIM_TypeDef *TIMx, struct TIM_Sim *TIMS): stm32f4xx_matlab_tim.c']]] ];